

8Gb (32Mx8Banksx32) Low Power DDR4 SDRAM

Descriptions

H2AB08G32E6R uses the double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock. To achieve high-speed operation, our H2AB08G32E6R SDRAM adopt 16n-prefetch interface designed to transfer two data per clock cycle at the I/O pins. A single read or write access for the H2AB08G32E6R effectively consists of a single 8n-bit wide, one clock cycle data transfer at the internal SDRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfer at the I/O pins. Read and write accesses to the H2AB08G32E6R are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

For H2AB08G32E6R devices, accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Active command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Features

- Frequency to 1600MHz (data rate: 3200Mbps/pin)
- 16n prefetch DDR architecture
- 8 internal banks per channel for concurrent operation
- Single-data-rate CMD/ADR entry
- Bidirectional/differential data strobe per byte lane
- Programmable READ and WRITE latencies (RL/WL)
- Programmable Burst Lengths: 16,32
- Partial-array self refresh (PASR)
- Selectable output drive strength (DS)
- Clock Stop capability during idle period
- RoHS-compliant, “green” packaging
- Programmable VSS (ODT) termination
- Auto Refresh and Self Refresh Modes
- FBGA “green” package - 200-ball VFBGA
- Operating temperature range :
 - Single Low : -30°C to 85°C
 - Commercial : 0°C to 85°C
- Directed per-bank refresh for concurrent bank operation and ease of command scheduling
- VDD1/VDD2/VDDQ= 1.8V/1.1V/1.1V or 0.6V

Ordering Information

Part No	Organization	Max. Freq	Package	Grade
H2AB08G32E6RIAAC	512M X 32	LP DDR4-2400	200Ball BGA, 10x14.5mm	Commercial
H2AB08G32E6RKAAC	512M X 32	LP DDR4-3200		Commercial
H2AB08G32E6RIAASL	512M X 32	LP DDR4-2400		Single Low
H2AB08G32E6RKAASL	512M X 32	LP DDR4-3200		Single Low

Pin Assignment

	1	2	3	4	5	6	7	8	9	10	11	12
A	DNU	DNU	V _{SS}	V _{DD2}	ZQ0			NC	V _{DD2}	V _{SS}	DNU	DNU
B	DNU	DQ0_A	V _{DDQ}	DQ7_A	V _{DDQ}			V _{DDQ}	DQ15_A	V _{DDQ}	DQ8_A	DNU
C	V _{SS}	DQ1_A	DMI0_A	DQ6_A	V _{SS}			V _{SS}	DQ14_A	DMI1_A	DQ9_A	V _{SS}
D	V _{DDQ}	V _{SS}	DQS0_t_A	V _{SS}	V _{DDQ}			V _{DDQ}	V _{SS}	DQS1_t_A	V _{SS}	V _{DDQ}
E	V _{SS}	DQ2_A	DQS0_c_A	DQ5_A	V _{SS}			V _{SS}	DQ13_A	DQS1_c_A	DQ10_A	V _{SS}
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}			V _{DD2}	DQ12_A	V _{DDQ}	DQ11_A	V _{DD1}
G	V _{SS}	ODT_CA_A	V _{SS}	V _{DD1}	V _{SS}			V _{SS}	V _{DD1}	V _{SS}	NC	V _{SS}
H	V _{DD2}	CA0_A	NC	CS0_A	V _{DD2}			V _{DD2}	CA2_A	CA3_A	CA4_A	V _{DD2}
J	V _{SS}	CA1_A	V _{SS}	CKE0_A	NC			CK_t_A	CK_c_A	V _{SS}	CA5_A	V _{SS}
K	V _{DD2}	V _{SS}	V _{DD2}	V _{SS}	NC			NC	V _{SS}	V _{DD2}	V _{SS}	V _{DD2}
L												
M												
N	V _{DD2}	V _{SS}	V _{DD2}	V _{SS}	NC			NC	V _{SS}	V _{DD2}	V _{SS}	V _{DD2}
P	V _{SS}	CA1_B	V _{SS}	CKE0_B	NC			CK_t_B	CK_c_B	V _{SS}	CA5_B	V _{SS}
R	V _{DD2}	CA0_B	NC	CS0_B	V _{DD2}			V _{DD2}	CA2_B	CA3_B	CA4_B	V _{DD2}
T	V _{SS}	ODT_CA_B	V _{SS}	V _{DD1}	V _{SS}			V _{SS}	V _{DD1}	V _{SS}	RESET_n	V _{SS}
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V _{DD2}			V _{DD2}	DQ12_B	V _{DDQ}	DQ11_B	V _{DD1}
V	V _{SS}	DQ2_B	DQS0_c_B	DQ5_B	V _{SS}			V _{SS}	DQ13_B	DQS1_c_B	DQ10_B	V _{SS}
W	V _{DDQ}	V _{SS}	DQS0_t_B	V _{SS}	V _{DDQ}			V _{DDQ}	V _{SS}	DQS1_t_B	V _{SS}	V _{DDQ}
Y	V _{SS}	DQ1_B	DMI0_B	DQ6_B	V _{SS}			V _{SS}	DQ14_B	DMI1_B	DQ9_B	V _{SS}
AA	DNU	DQ0_B	V _{DDQ}	DQ7_B	V _{DDQ}			V _{DDQ}	DQ15_B	V _{DDQ}	DQ8_B	DNU
AB	DNU	DNU	V _{SS}	V _{DD2}	V _{SS}			V _{SS}	V _{DD2}	V _{SS}	DNU	DNU

Top View (ball down)

DDR4_A (Channel A)	DDR4_B (Channel B)	ZQ, ODT_CA, RESET	Supply	Ground
--------------------	--------------------	-------------------	--------	--------

200-Ball FBGA

Pin Description (Simplified)

Symbol	Type	Description
CK_t_A, CK_c_A, CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command and control input signals are sampled on positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to clock. Each channel (A, B) has its own clock pair.
CKE0_A, CKE0_B	Input	Clock enable: CKE HIGH activates and CKE LOW deactivates the internal clock signals, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is sampled at the rising edge of CK.
CS0_A, CS0_B	Input	Chip select: Each channel (A, B) has its own CS signals.
CA[5:0]_A, CA[5:0]_B	Input	Command/address inputs: Provide the command and address inputs according to the command truth table. Each channel (A, B) has its own CA signals.
ODT_CA_A, ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the mode register to turn on/off the on-die termination for CA pins. It is bonded to V _{DD2} within the package, or at the package ball, for the terminating rank, and the non-terminating ranks are bonded to V _{SS} (or left floating with a weak pull-down on the DRAM die). The terminating rank is the DRAM that terminates the CA bus for all die on the same channel.
DQ[15:0]_A, DQ[15:0]_B	I/O	Data input/output: Bidirectional data bus.
DQS[1:0]_t_A, DQS[1:0]_c_A, DQS[1:0]_t_B, DQS[1:0]_c_B	I/O	Data strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The data strobe is generated by the DRAM for a READ and is edge-aligned with data. The data strobe is generated by the SoC memory controller for a WRITE and is trained to precede data. Each byte of data has a data strobe signal pair. Each channel (A, B) has its own DQS_t and DQS_c strobes.

DMI[1:0]_A,DMI[1:0]_B	I/O	<p>Data Mask/Data Bus Inversion: DMI is a dual use bi-directional signal used to indicate data to be masked, and data which is inverted on the bus.</p> <p>For data bus inversion (DBI),the DMI signal is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. DBI can be disabled via a mode register setting. For data mask, the DMI signal is used in combination with the data lines to indicate data to be masked in a MASK WRITE command (see the Data Mask (DM) and Data Bus Inversion (DBI) sections for details). The data mask function can be disabled via a mode register setting. Each byte of data has a DMI signal. Each channel has its Own DMI signals.</p>
ZQ0	Reference	<p>ZQ Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to V_{DDQ} through a $240\Omega \pm 1\%$ resistor.</p>
V_{DDQ} , V_{DD1} , V_{DD2}	Supply	<p>Power supplies: Isolated on the die for improved noise immunity.</p>
V_{SS}	Supply	<p>Ground Reference: Power supply ground reference.</p>
RESET_n	Input	<p>RESET: When asserted LOW, the RESET pin resets both channels of the die.</p>
DNU	-	<p>Do not use: Must be grounded or left floating.</p>
NC	-	<p>No connect: Not internally connected.</p>

SDRAM Addressing

		256M32 (8Gb/Package)	
Die Configuration	Channel A, Rank 0	x16 mode x 1 die	
	Channel B, Rank 0	x16 mode x 1 die	
Die Addressing	Device density (per die)	4Gb	
	Device density (per channel)	4Gb	
	Configuration(per die)	32Mb x 16 DQ x 8 Banks	
	Number of channels (per die)	1	
	Number of banks (per channel)	8	
	Array prefetch (bits, per channel)	256	
	Number of rows (per channel)	32,768	
	Number of columns (fetch boundaries)	64	
	Page size (bytes)	2048	
	Channel density (bits per channel)	4,294,967,296	
	Total density (bits per die)	4,294,967,296	
	Bank address	BA[2:0]	
	x16	Row address	R[14:0]
		Column address	C [9 : 0]
	Burst starting address boundary		64-bit

Absolute Maximum Rating

Symbol	Item	Rating	Units
V_{IN}, V_{OUT}	Voltage on any ball relative to VSS	-0.4 ~ 1.5	V
V_{DD1}	VDD1 supply voltage relative to VSS	-0.4 ~ 2.1	V
V_{DD2}	VDD2 supply voltage relative to VSS	-0.4 ~ 1.5	V
V_{DDQ}	VDDQ supply voltage relative to VSS	-0.4 ~ 1.5	V
T_{STG}	Storage Temperature (plastic)	-55 ~ 125	°C

Note 1: For information about relationships between power supplies, see the Voltage Ramp and Device Initialization section.

Note 2: Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

Input / Output Capacitance

Symbol	Parameter	Min.	Max.	Units
C_{CK}	Input capacitance, CK_t and CK_c	0.5	0.9	pF
C_{DCK}	Input capacitance delta, CK_t and CK_c	0	0.09	pF
C_I	I Input capacitance, all other input-only pins	0.5	0.9	pF
C_{DI}	Input capacitance delta, all other input-only pins	-0.1	0.1	pF
C_{IO}	Input/output capacitance, DQ, DMI, DQS_t, DQS_c	0.7	1.3	pF
C_{DDQS}	Input/output capacitance delta, DQS_t, DQS_c	0	0.1	pF
C_{DIO}	Input/output capacitance delta, DQ, DMI	-0.1	0.1	pF
C_{ZQ}	Input/output capacitance, ZQ pin	0	5.0	pF

Note 1: This parameter is not subject to production testing. It is verified by design and characterization.

Note 2: This parameter is not subject to production test. It is verified. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSS, VSS applied and all other pins floating.

Note 3: Absolute value of CKCK_t – CKCK_c

Note 4: CI applies to CS, CKE and CA[5:0].

Note 5: CDI = CI – 0.5 × (CCK_t + CKCK_c); it does not apply to CKE.

Note 6: DMI loading matches DQ and DQS.

Note 7: MR3 I/O configuration DS OP3-OP0 = 0001B (34.3Ω typical).

Note 8: Absolute value of CDQS_t and CDQS_c.

Note 9: CDIO = CIO – Average(CDQn, CDMI, CDQS_t, CDQS_c) in byte-lane

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Units
V_{DD1}	Core Supply voltage 1	1.70	1.80	1.95	V
V_{DD2}	Core Supply voltage 2	1.06	1.10	1.17	V
V_{DDQ}	I/O buffer power	0.57/1.06	0.6/1.1	0.65/1.17	V

Notes: 1. VDD1 uses significantly less power than VDD2.

Notes: 2. The voltage range is for DC voltage only. DC voltage is the voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz at the DRAM package ball.

Notes: 3. The voltage noise tolerance from DC to 20 MHz exceeding a peak-to-peak tolerance of 45mV at the DRAM ball is not included in the TdIVW.

IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Current	Notes
Operating one bank active-precharge current: tCK=tCK(MIN);tRC=tRC(MIN); CKE is HIGH; CS is LOW between valid commands;CA bus inputs are switching; Data bus inputs are stable;ODT is disabled	IDD01	VDD1	TBD	
	IDD02	VDD2	TBD	
	IDD0Q	VDDQ	TBD	
Idle power-down standby current:tCK = tCK (MIN); CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are switching;Data bus inputs are stable; ODT is disabled	IDD2P1	VDD1	TBD	
	IDD2P2	VDD2	TBD	
	IDD2PQ	VDDQ	TBD	
Idle power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CKE is LOW; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2PS1	VDD1	TBD	
	IDD2PS2	VDD2	TBD	
	IDD2PSQ	VDDQ	TBD	

Parameter/Condition	Symbol	Power Supply	Current	Notes
Idle non-power-down standby current: tCK = tCK (MIN); CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are switching;Data bus inputs are stable; ODT is disabled	IDD2N1	VDD1	TBD	
	IDD2N2	VDD2	TBD	
	IDD2NQ	VDDQ	TBD	
Idle non-power-down standby current with clock stopped:CK _t = LOW; CK _c = HIGH; CKE is HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD2NS1	VDD1	TBD	
	IDD2NS2	VDD2	TBD	
	IDD2NSQ	VDDQ	TBD	
Active power-down standby current: tCK = tCK (MIN); CKE is LOW; CS is LOW; One bank is active; CA bus inputs are switching;Data bus inputs are stable; ODT is disabled	IDD3P1	VDD1	TBD	
	IDD3P2	VDD2	TBD	
	IDD3PQ	VDDQ	TBD	
Active power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CKE is LOW; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD3PS1	VDD1	TBD	
	IDD3PS2	VDD2	TBD	
	IDD3PSQ	VDDQ	TBD	

Active non-power-down standby current: tCK = tCK (MIN); CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD3N1	VDD1	TBD	
	IDD3N2	VDD2	TBD	
	IDD3NQ	VDDQ	TBD	
Active non-power-down standby current with clock stopped: CK_t = LOW, CK_c = HIGH; CKE is HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; ODT is disabled	IDD3NS1	VDD1	TBD	
	IDD3NS2	VDD2	TBD	
	IDD3NSQ	VDDQ	TBD	
Operating burst READ current: tCK = tCK (MIN); CS is LOW between valid commands; One bank is active; BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching; 50% data change each bursttransfer; ODT is disabled	IDD4R1	VDD1	TBD	
	IDD4R2	VDD2	TBD	
	IDD4RQ	VDDQ	TBD	2,3
Operating burst WRITE current: tCK = tCK (MIN); CS is LOW between valid commands; One bank is active; BL = 16 or 32; WL = WL(MIN); CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	IDD4W1	VDD1	TBD	3
	IDD4W2	VDD2	TBD	
	IDD4WQ	VDDQ	TBD	


Parameter/Condition	Symbol	Power Supply	Current	Notes
All-bank REFRESH burst current: tCK = tCK (MIN); CKE is HIGH between valid commands; tRC = tRFCab (MIN); Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD51	VDD1	TBD	
	IDD52	VDD2	TBD	
	IDD5Q	VDDQ	TBD	
All-bank REFRESH average current: tCK = tCK (MIN); CKE is High between valid commands tRC = tREFI; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5AB1	VDD1	TBD	
	IDD5AB2	VDD2	TBD	
	IDD5ABQ	VDDQ	TBD	
Per-bank REFRESH average current: tCK = tCK (MIN); CKE is High between valid commands tRC = tREFI; CA bus	IDD5PB1	VDD1	TBD	
	IDD5PB2	VDD2	TBD	

inputs are switching; Data bus inputs are stable; ODT is disabled	IDD5PBQ	VDDQ	TBD	
Power-down self refresh current: CK_t = LOW, CK_c = HIGH;CKE is LOW; CA bus inputs are stable; Data bus inputs are stable;Maximum 1x self refresh rate; ODT is disabled(25°C)	IDD61	VDD1	TBD	
	IDD62	VDD2	TBD	
	IDD6Q	VDDQ	TBD	

Notes:

1. Published IDD values except IDD4RQ are the maximum of the distribution of the arithmetic mean. Refer to the following note for IDD4RQ;
2. IDD4RQ value is reference only. Typical value. DBI disabled, VOH = VDDQ/3, TC = 25°C.
3. Measurement conditions of IDD4R and IDD4W values: DBI disabled, BL = 16.

Package Block Diagram –Dual-Die, Dual-Channel, Single Rank



Note :

1. ODT_{CA} for Rank 0 of each channel is wired to the respective ODT ball. DT_{CA} for Rank 1 of each channel is wired to V_{SS} in the package.

Initialization Timing Parameters

Parameter	Min.	Max.	Unit	Comment
tINIT0	-	20	ms	Maximum voltage ramp time
tINIT1	200	-	us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10	-	ns	Minimum CKE LOW time before RESET_n goes HIGH
tINIT3	2	-	ms	Minimum CKE LOW time after RESET_n goes HIGH
tINIT4	5	-	tCK	Minimum stable clock before first CKE HIGH
tINIT5	2	-	us	Minimum idle time before first MRW/MRR command
tCKb	Note 1, 2		ns	Clock cycle time during boot

Notes: 1. Minimum tCKb guaranteed by DRAM test is 18ns.

Notes: 2. The system may boot at a higher frequency than dictated by minimum tCKb. The higher boot frequency is system dependent.

AC Characteristics

Clock Timing

Parameter	Symbol	Min/ Max	Data Rate			Unit
			1600 Mbps	2400 Mbps	3200 Mbps	
Average clock period	tCK(avg)	Min	1250	833	625	ps
		Max	100			ns
Average HIGH pulse width	tCH(avg)	Min	0.46			tCK(avg)
		Max	0.54			
Average LOW pulse width	tCL(avg)	Min	0.46			tCK(avg)
		Max	0.54			
Absolute clock period	tCK(abs)	Min	tCK(avg)min + tJIT(per)min			ps
Absolute clock HIGH pulse width	tCH(abs)	Min	0.43			tCK(avg)
		Max	0.57			
Absolute clock LOW pulse width	tCL(abs)	Min	0.43			tCK(avg)
		Max	0.57			
Clock period jitter	tJIT(per) allowed	Min	-70	TBD	-40	ps
		Max	70	TBD	40	
Maximum clock jitter between two consecutive clock cycles (includes clock period jitter)	tJIT(cc) allowed	max	140	TBD	80	ps

Read Output Timing

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600 Mbps	2400 Mbps	3200 Mbps		
DQS output access time from CK_t/CK_c	'DQSCK	Min	1500			ps	6,11
		Max	3500				
DQS output access time from CK_t/CK_c –voltage variation	'DQSCK_ VOLT	Max	7			ps/mV	6
DQS output access time from CK_t/CK_c– temperature variation	'DQSCK_ TEMP	Max	4			ps°/C	6
CK to DQS rank to rank variation	'DQSCK_ran k2rank	Max	1.0			ns	6,11
DQS_t, DQS_c to DQ skew total, per group, per access (DBI Disabled)	'DQSQ	Max	0.18			UI	9,11
DQ output hold time total from DQS_t, DQS_c (DBI Disabled)	tQH	Min	MIN(tQSH, tQSL)			ps	10,11
Data output valid window time total, per pin (DBI-Disabled)	'QW_total	Min	0.75	0.73	0.7	UI	9,11
DQS_t, DQS_c to DQ skew total, per group, per access (DBI-Enabled)	'DQSQ_ DBI	Max	0.18			UI	10,11
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	'QH_DBI	Min	MIN('QSH_DBI, 'QSL_DBI)			ps	

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600 Mbps	2400 Mbps	3200 Mbps		
Data output valid window time total, per pin (DBI-Enabled)	'QW_total _DBI	Min	0.75	0.73	0.7	UI	
DQS_t, DQS_c differential output LOW time (DBI-Disabled)	'QSL	Min	'CL(abs) – 0.05			'CK(avg)	
DQS_t, DQS_c differential output HIGH time (DBI-Disabled)	'QSH	Min	'CH(abs) – 0.05			'CK(avg)	
DQS_t, DQS_c differential output LOW time (DBI-Enabled)	'QSL-DBI	Min	'CL(abs) – 0.045			'CK(avg)	
DQS_t, DQS_c differential output HIGH time (DBI-Enabled)	'QSH-DBI	Min	'CH(abs) – 0.045			'CK(avg)	
Read preamble	'RPRE	Min	1.8			'CK(avg)	
Read postamble	'RPST	Min	0.4 (or 1.4 if extra postamble is programmed in MR)			'CK(avg)	
DQS Low-Z from clock	'LZ(DQS)	Min	$(RL \times 'CK) + 'DQSCK(\text{Min}) -$ $('RPRE(\text{Max}) \times 'CK) - 200\text{ps}$			ps	
DQ Low-Z from clock	'LZ(DQ)	Min	$(RL \times 'CK) + 'DQSCK(\text{Min}) - 200\text{ps}$			ps	
DQS High-Z from clock	'HZ(DQS)	Min	$(RL \times 'CK) +$ $'DQSCK(\text{Max}) + (BL/2 \times 'CK) +$ $('RPST(\text{Max}) \times tCK) - 100\text{ps}$			ps	
DQ High-Z from clock	'HZ(DQ)	Min	$(RL \times 'CK) + 'DQSCK(\text{Max}) +$ $'DQSQ(\text{Max}) + (BL/2 \times$ $tCK) - 100\text{ps}$			ps	

Note :

1. This parameter includes DRAM process, voltage, and temperature variation. It also includes the AC noise impact for frequencies >20 MHz and a max voltage of 45mV peak-to-peak from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply with the component MIN/MAX DC operating conditions.
2. tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. The voltage supply noise must comply with the component MIN/MAX DC operating conditions. The voltage variation is defined as the $\max[|\text{abs}(\text{tDQSCK}(\text{MIN})@V1 - \text{tDQSCK}(\text{MAX})@V2)|, \text{ABS}(\text{tDQSCK}(\text{MAX})@V1 - \text{tDQSCK}(\text{MIN})@V2)] / \text{ABS}(V1 - V2)$.
3. tDQSCK_temp MAX delay variation as a function of temperature.
4. The same voltage and temperature are applied to tDQSCK_rank2rank.
5. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
6. DQ-to-DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER.
7. The deterministic component of the total timing.
8. This parameter will be characterized and guaranteed by design.
9. tQSL describes the instantaneous differential output low pulse width on DQS_t - DQS_c, as measured from one falling edge to the next consecutive rising edge.
10. tQSH describes the instantaneous differential output high pulse width on DQS_t - DQS_c, as measured from one falling edge to the next consecutive rising edge.
11. This parameter is a function of input clock jitter. These values assume MIN tCH(ABS) and tCL(ABS). When the input clock jitter MIN tCH(ABS) and tCL(ABS) is 0.44 or greater than tCK(AVG), the MIN value of tQSL will be tCL(ABS) - 0.04 and tQSH will be tCH(ABS) - 0.04.

Write Timing

Note UI = tCK(AVG)(MIN)/2

Parameter	Symbol	Min/ Max	Data Rate			Unit	Notes
			1600 Mbps	2400 Mbps	3200 Mbps		
Rx timing window total at VdIVW voltage levels	TdIVW_total	Max	0.22		0.25	UI	1,2,3
DQ and DMI input pulse width (at V _{CENT_DQ})	TdIPW	Min	0.45			UI	7
DQ-to-DQS offset	t ^{DQS2DQ}	Min	200			ps	6
		Max	800				
DQ-to-DQ offset	t ^{DQDQ}	Max	30			ps	7




DQ-to-DQS offset temperature variation	tDQS2DQ _temp	Max	0.6	ps/°C	8
DQ-to-DQS offset voltage variation	tDQS2DQ _volt	Max	33	ps/50 mV	9
DQ-to-DQS offset rank to rank variation	tDQS2DQ_ rank2rank	Max	200	ps	10,11
WRITE command to first DQS transition	'DQSS	Min	0.75	tCK(av g)	
		Max	1.25		
DQS input HIGH-level width	'DQSH	-	0.4	tCK(avg)	
DQS input LOW-level width	'DQSL	Min	0.4	tCK(avg)	
DQS falling edge to CK setup time	'DSS	Min	0.2	tCK(avg)	
DQS falling edge from CK hold time	'DSH	Min	0.2	tCK(avg)	
Write postamble	'WPST	Min	0.4	tCK(av g)	
Write preamble	'WPRE	Min	1.8	tCK(avg)	

Note :

1. Data Rx mask voltage and timing parameters are applied per pin and include the DRAM DQ-to-DQS voltage AC noise impact for frequencies >20 MHz with a maximum voltage of 45mV peak-to-peak at a fixed temperature on the package. The voltage supply noise must comply to the component MIN/MAX DC operating conditions.
2. Rx differential DQ-to-DQS jitter total timing window at the VdIVW voltage levels.
3. Defined over the DQ internal VREF range. The Rx mask at the pin must be within the internal VREF(DQ) range irrespective of the input signal common mode.
4. Rx mask defined for one pin toggling with other DQ signals in a steady state.
5. DQ-only minimum input pulse width defined at the VCENT_DQ(pin_mid).
6. DQ-to-DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage, and temperature variations.
7. DQ-to-DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
8. tDQS2DQ (MAX) delay variation as a function of temperature.
9. tDQS2DQ (MAX) delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies >20 MHz and MAX voltage of 45mV peak-to-peak from DC-20 MHz at a fixed temperature on the package.
10. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
11. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

Package Description

200-ball FBGA 10x14.5mm



SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.86	0.93	1.00	0.034	0.037	0.039
A1	---	0.21	---	---	0.008	---
A2	0.66	0.72	0.78	0.026	0.028	0.031
b	0.25	0.30	0.35	0.010	0.012	0.014
D	14.40	14.50	14.60	0.567	0.571	0.575
E	9.90	10.00	10.10	0.390	0.394	0.398
e	0.65 BSC.			0.026 BSC.		
e1	0.80 BSC.			0.031 BSC.		
JEDEC	MO-311(REF.)/MM					
aaa	0.10					
bbb	0.10					
ddd	0.08					
eee	0.15					
fff	0.08					
N	SE (mm)	SD (mm)	E1 (mm)	D1 (mm)		
200	1.20 BSC.	0.975 BSC.	8.80 BSC.	13.65 BSC.		

Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Feb. 2020	Rico Yang	N/A
1.0	First SPEC. release.	May. 2020	Rico Yang	N/A