

## 16Mb (512Kx2Banks×16) Synchronous SDRAM

#### **Descriptions**

The H2A116M1633B is Synchronous Dynamic Random Access Memory (SDRAM) organized as 512K words x 2 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 16Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

Available packages:TSOPII 50P 400mil.

#### **Features**

- Fully Synchronous to Positive Clock Edge
- Single 3.3V ±0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8
   or Full Page
- Programmable CAS Latency (C/L) 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
- Sequential (B/L = 1/2/4/8/full Page)
- Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 2,048 Refresh Cycles / 32ms (15.625us)






### **Ordering Information**

Part No	Organization	Max. Freq	Package	Grade
H2A116M1633BL1C	1M X 16	SDR-143MHz (3-3-3)	50pin TSOP(II)	Commercial
H2A116M1633BM1C	1M X 16	SDR-166MHz (3-3-3)	50pin TSOP(II)	Commercial

### Pin Assignment



50pin TSOP-II / (400mil  $\times$  825mil) / (0.8mm Pin pitch)





# Pin Description (Simplified)

Pin	Name	Function
20-24, 27-32	A0-A10	(Address) Multiplexed pins for row and column address. Row address: A0-A10. Column address: A0-A7.
19	ВА	(Bank Select) Selects chip when active
2, 3, 5, 6, 8, 9, 11, 12, 39, 40, 42, 43, 45, 46, 48, 49	DQ0-DQ15	(Data Input/ Output) Multiplexed pins for data input and output.
18	/CS	(Chip Select) Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
17	/RAS	(Row Address Strobe) Command input. When sampled at the rising edge of the clock, /RAS, /CAS and /WE define the operation to be executed.
16	/CAS	(Column Address Strobe) Referred to /RAS
15	WE	(Write Enable) Referred to /RAS
36, 14	UDQM/ LDQM	(Input/Output Mask) The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
35	CLK	(Clock Inputs) System clock used to sample inputs on the rising edge of clock.
34	CKE	(Clock Enable) CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
1, 25	V <sub>CC</sub>	(Power) Power for input buffers and logic circuit inside DRAM.
26, 50	V <sub>SS</sub>	(Ground) Ground for input buffers and logic circuit inside DRAM.
7, 13, 38, 44	V <sub>CCQ</sub>	(Power for I/O buffer) Separated power from VCC, used for output buffers to improve noise immunity.
4, 10, 41, 47	V <sub>SSQ</sub>	(Ground for I/O Buffer) Separated ground from VSS, used for output buffers to improve noise immunity.
33, 37	NC	(No Connection) No connection.



## Absolute Maximum Rating

Symbol	Item	Ratii	Units		
V <sub>IN</sub> , V <sub>OUT</sub>	Input, Output Voltage	-1 ~ V <sub>DI</sub>	-1 ~ V <sub>DD</sub> +0.3		
V <sub>CC</sub> , V <sub>CCQ</sub>	Power Supply Voltage	-1 ~ +	-1 ~ +4.6		
T <sub>OPR</sub>	Operating Temperature Range	Commercial	°C		
T <sub>STG</sub>	Storage Temperature Range	-55 ~ +	-55 ~ +150		
T <sub>SOLDER</sub>	Soldering Temperature (10s)	260	)	°C	
P <sub>D</sub>	Power Dissipation	1	W		
I <sub>OUT</sub>	Short Circuit Current	50	mA		

**Note:** Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## Capacitance ( $V_{CC}$ =3.3V, f=1MHz, $T_A$ =25 $^{\circ}C$ )

Symbol	Parameter	Min.	Max.	Units
C <sub>CLK</sub>	Input Capacitance (CLK)	-	4	pF
Cı	Input Capacitance (A0 to A10, BA, /CS, /RAS, /CAS, /WE, UDQM, LDQM, CKE)	-	4	pF
C <sub>IO</sub>	Input/Output Capacitance (DQ0 to DQ15)	-	5.5	рF

Note: These parameters are periodically sampled and not 100% tested

## Recommended DC Operating Conditions ( $T_A$ =-0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Power Supply Voltage	3.0	3.3	3.6	V
V <sub>CCQ</sub>	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V <sub>IH</sub>	Input Logic High Voltage	2.0		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input Logic Low Voltage	-0.3		0.8	V

Note: \* All voltages referred to V<sub>SS</sub>.



<sup>\*</sup>  $V_{IH}$  (max.) =  $V_{CC}$  /  $V_{CCQ}$  +1.5V for pulse width  $\leq$  5ns

<sup>\*</sup>  $V_{IL}$  (min.) =  $V_{CC}$  /  $V_{SSQ}$  -1.5V for pulse width  $\leq$  5ns



#### DC Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Cumbal	Dorometer	Ma	ax.	Units		
Symbol	Parameter	Test Conditions	143	166	Ullits	
I <sub>CC1</sub>	Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation (Note 3)	1 Bank Operation	50	60	mA	
I <sub>CC2</sub>	Standby Current	CKE = VIH	25	30	mA	
I <sub>CC2P</sub>	tCK = min., /CS = VIH VIH /L = VIH (min.) / VIL (max.) Bank: inactive state (Note 3)	CKE = VIL (Power Down mod	2	2	mA	
I <sub>CC2S</sub>	Standby Current CLK = VIL, CS = VIH	CKE = VIH	10	10	mA	
I <sub>CC2PS</sub>	VIH/L = VIH (min.) / VIL (max.) Bank: inactive state (Note 3)	CKE = VIL (Power Down mode)	2	2	mA	
I <sub>CC3</sub>	No Operating Current	CKE = VIH	35	40	mA	
I <sub>CC3P</sub>	tCK = min., /CS = VIH (min.) Bank: active state (2 Banks)	CKE = VIL (Power Down mode)	10	10	mA	
I <sub>CC4</sub>	Burst Operating Current (tCK = min.) Read/ Write command cycling	(Note 3,4)	100	110	mA	
I <sub>CC5</sub>	Auto Refresh Current (tCK = min.) Auto refresh command cycling (Note 3)		50	55	mA	
I <sub>CC6</sub>	Self Refresh Current (CKE = 0.2V) Self refresh mode		2	2	mA	

Note 1: Operation exceeds " Absolute Maximum Ratings " may cause permanent damage to the devices.

- Note 2: All voltages are referenced to VSS
  - 2.7V~3.6V power supply for -7/-7I speed grade.
  - 3.3V  $\pm$  0.3V power supply for -5/-6/-6I/-6A speed grades.
- **Note 3:** These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
- **Note 4:** These parameters depend on the output loading conditions. Specified values are obtained with output open.


## DC Characteristics (Continued)

Syr	mbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
	I <sub>IL</sub>	Input Leakage Current	0≤V <sub>I</sub> ≤V <sub>DDQ</sub> , V <sub>DDQ</sub> =V <sub>DD</sub> All other pins not under test=0V	-5	-	5	uA
I	$I_{OL}$	Output Leakage Current	$0 \le V_O \le V_{DDQ}$ , $D_{OUT}$ is disabled	-5	-	5	uA
٧	/ <sub>OH</sub>	High Level Output Voltage	I <sub>O</sub> =-4mA	2.4	-	-	V
٧	/ <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =+4mA	•	-	0.4	V





## **Block Diagram**






## **AC Operating Test Conditions**

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Item	Conditions
Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



ACTEST LOAD

### **AC Characteristics**

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Cumbal	Parameter	166	MHz	143	Units	
Symbol	raiametei		Max.	Min.	Max.	Units
t <sub>OH</sub>	Output Data Hold Time (Note 7)	2		2		ns
t <sub>HZ</sub>	Output Data High Impedance Time (Note 5)	2	6	2.5	7	ns
t <sub>LZ</sub>	Output Data Low Impedance Time (Note 7)	0		0		ns
t <sub>SB</sub>	Power Down Mode Entry Time	0	6	0	7	ns
t <sub>DS</sub>	Data-in-Set-up Time (Note 6)	1.5		1.5		ns
$t_{DH}$	Data-in Hold Time (Note 6)	0.7		1		ns
t <sub>AS</sub>	Address Set-up Time (Note 6)	1.5		1.5		ns
t <sub>AH</sub>	Address Hold Time (Note 6)	0.7		1		ns
t <sub>CKS</sub>	CKE Set-up Time (Note 6)	1.5		1.5		ns
t <sub>CKH</sub>	CKE Hold Time (Note 6)	0.7		1		ns
t <sub>CMS</sub>	Command Set-up Time (Note 6)	1.5		1.5		ns
t <sub>CMH</sub>	Command Hold Time (Note 6)	0.7		1		ns
t <sub>REF</sub>	Refresh Time		64		64	Ms
t <sub>RSC</sub>	Mode Register Set Cycle Time	2		2		t <sub>CK</sub>
t <sub>XSR</sub>	Exit self refresh to ACTIVE command	72		75		ns

 $<sup>^{\</sup>ast}$  All voltages referenced to  $V_{\text{SS}}.$ 





### AC Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Cumbal	Davamatar	166	MHz	143	Unito		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t <sub>RC</sub>	Ref/Active to Ref/Active Comma Period	and	60		65		ns
t <sub>RAS</sub>	Active to Precharge Command Period			100k	45	100k	ns
t <sub>RCD</sub>	Active to Read/Write Command Delay Time				20		ns
t <sub>CCD</sub>	Read/Write(a) to Read/Write(b) Command Period	1		1		t <sub>CK</sub>	
t <sub>RP</sub>	Precharge to Active(b) Comman Period	18		18		ns	
t <sub>RRD</sub>	Active(a) to Active(b) Command	d Period	12		14		ns
$t_{WR}$	Write Recovery Time	CL=3	2		2		t <sub>CK</sub>
t <sub>CK</sub>	CLK Cycle Time CL=3		6	1K	7	1K	ns
t <sub>CH</sub>	CLK High Level Width (Note 6)	2		2		ns	
t <sub>CL</sub>	CLK Low Level Width (Note 6)				2		ns
t <sub>AC</sub>	Access Time from CLK (Note 7)	CL=3		5		5	ns

<sup>\*</sup> All voltages referenced to V<sub>SS</sub>.

**Note 5:** this defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.

**Note 6:** Assumed input rise and fall time  $(t_T) = 1nS$ .

If tr & tf is longer than 1nS, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]nS should be added to the parameter

( The  $t_T$  maximum can't be more than 10nS for low frequency application. )

**Note 7:** If clock rising time (t<sub>T</sub>) is longer than 1nS, (t<sub>T</sub>/2-0.5)nS should be added to the parameter.

#### Recommended Power On and Initialization


The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all  $V_{DD}$  and  $V_{DDQ}$  pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed  $V_{DD}+0.3V$  on any of the input pins or  $V_{DD}$  supplies. (CLK signal started at same time) After power on, an initial pause of 200  $\mu$ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.






## Simplified State Diagram







## Address Input for Mode Register Set





## Burst Type (A3)

Burst Length	A2	<b>A</b> 1	Α0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Χ	0	1 0	1 0
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

<sup>\*</sup> Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA7): Full page = 256bits

### 1. Command Truth Table

Command	Symbol	CK	Е	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Syllibol	n-1	n	70	MAS		/VVL	BA1	AIU	A9~A10
Ignore Command	DESL	Η	Χ	Η	X	X	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Н	Н	Η	Χ	Х	Χ
Burst Stop	BSTH	Н	Х	L	Н	Н	L	Χ	Х	X
Read	READ	Н	Χ	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Χ	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input





#### 2. DQM Truth Table

Command	Symbol	CI	<b>KE</b>	/cs	
Command	Syllibol	n-1	n	703	
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L	
Read	READ	Н	Х	L	
Read with Auto Pre-charge	READA	Н	Х	L	
Write	WRIT	Н	Х	L	
Write with Auto Pre-charge	WRITA	Н	Х	L	
Bank Activate	ACT	Н	Х	L	
Pre-charge Select Bank	PRE	Н	Х	L	
Pre-charge All Banks	PALL	Н	Х	L	
Mode Register Set	MRS	Н	Х	L	
Data Write/Output Enable	ENB	Н	Х	Н	
Data Mask/Output Disable	MASK	Н	Х	L	

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 3. CKE Truth Table

Item	Command	Symbol	Cł	<b>KE</b>	/CS	/RAS	/CAS	/WE	Addr.	
iteiii	Command	Syllibol	n-1	n	/03	INAS	/CA3	/VV	Addi.	
Activating	Clock Suspend Mode Entry		Н	L	Х	Χ	Х	Χ	Х	
Any	Clock Suspend Mode		L	L	Х	X	Х	Χ	X	
Clock Suspend	Clock Suspend Mode Exit		L	Н	Χ	Χ	Χ	Χ	Χ	
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	X	
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х	
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х	
Sell Refresh	Sell Reflesh Exit		L	Н	Н	Х	Х	Χ	Х	
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х	
Power Down	Power Down Exit		L	Н	Х	Х	Х	Χ	Х	

H = High level, L = Low level, X = High or Low level (Don't care)





# 4. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action	
	Н	Χ	Χ	Х	X	DESL	Nop or power down (Note 8)	
	L	Н	Н	Х	X	NOP or BST	Nop or power down (Note 8)	
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)	
Idle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)	
	L	L	Н	Н	BA/RA	ACT	Row activating	
	L	L	Н	L	BA, A10	PRE/PALL	Nop	
	L		L	Н	X	REF/SELF	Refresh or self refresh (Note 10)	
	L	L	L	L	Op-Code	MRS	Mode register accessing	
	H	X	X	X	X	DESL	Nop	
	L	Н	Н	Х	X	NOP or BST	Nop	
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)	
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)	
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge (Note 12)	
	L	L	L	Н	X	REF/SELF	ILLEGAL (Note 10)	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
H X X			Χ	X	DESL	Continue burst to end $\rightarrow$ Row active		
	L	Н	Н	Н	X	NOP	Continue burst to end $\rightarrow$ Row active	
	L	Н	Н	L	X	BST	Burst stop → Row active	
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP (Note 13)	
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 13,14)	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)	
	L	L	L	Н	Х	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
	Н	Х	Χ	Χ	Х	DESL	Continue burst to end → Write recovering	
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering	
	L	Н	Н	L	X	BST	Burst stop → Row active	
\\/rito	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 13,14)	
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 (Note 13)	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)	
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)	
	L	L	L	Н	X	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

H = High level, L = Low level, X = High or Low level (Don't care)





# 4. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Η	Х	Х	Χ	Х	DESL	Continue burst to end → Pre-charging
	L	Н	Н	Н	Х	NOP	Continue burst to end → Pre-charging
	L	Н	Н	L	X	BST	ILLEGAL
Read with	L	Н	L	Η	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Burst to end → Write recovering with auto pre-charge
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering with auto pre-charge
	L	Н	Н	L	X	BST	ILLEGAL
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10 WRIT/WRITA ILL		ILLEGAL (Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)
	L	L	Η	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after tRP$
	L	Н	Н	Н	X	NOP	Nop → Enter idle after tRP
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
	L	L	Η	Н	BA/RA	ACT	ILLEGAL (Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	$Nop \rightarrow Enter idle after tRP$
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	H	X	X	X	X	DESL	Nop → Enter idle after tRCD
	L	Н	Н	Н	X	NOP	Nop → Enter idle after tRCD
	<u>L</u> L	H	H	H	X BA/CA/A10	BST READ/READA	ILLEGAL ILLEGAL (Note 9)
Row	L	Н	L		BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
Activating	L	L	Н	H	BA/RA	ACT	ILLEGAL (Note 9,16)
				L		PRE/PALL	, , ,
	L	L	Η		BA, A10		ILLEGAL (Note 9)
	L	L	L	H	X Op-Code	REF/SELF MRS	ILLEGAL ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge





# 4. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Ι	Χ	Χ	Χ	X	DESL	Nop → Enter row active after tDPL
	L	Н	Н	Н	X	NOP	Nop $\rightarrow$ Enter row active after tDPL
	L	Н	Н	L	X	BST	Nop → Enter row active after tDPL
	L	Н	L	Η	BA/CA/A10	READ/READA	Start read, Determine AP
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9)
	L	L	Н	┙	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Τ	X	REF/SELF	ILLEGAL
	┙	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	Nop → Enter pre-charge after tDPL
	L	Н	Н	Н	X	NOP	Nop → Enter pre-charge after tDPL
	L	Н	Н	L	X	BST	Nop → Enter pre-charge after tDPL
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9,14)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)
with AP	rith AP L L		Н	Ι	BA/RA	ACT	ILLEGAL (Note 9)
	┙	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Η	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Η	Χ	Χ	Χ	X	DESL	Nop → Enter idle after tRC
	L	Н	Н	Χ	X	NOP/BST	Nop → Enter idle after tRC
Refreshing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL
	L	L	Н	Χ	X	ACT/PRE/PALL	ILLEGAL
	L	L	L	Χ	X	REF/SELF/MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	Nop
Mode	L	Н	Н	Η	X	NOP	Nop
Register	L	Н	Н	L	X	BST	ILLEGAL
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL
J	L	L	Х	X	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

- **Note 8:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- **Note 9:** Illegal to bank in specified states;

  Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- **Note 10:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- **Note 11:** Illegal if t<sub>RCD</sub> is not satisfied.
- Note 12: Illegal if t<sub>RAS</sub> is not satisfied.
- Note 13: Must satisfy burst interrupt condition.
- Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 15: Must mask preceding data which don't satisfy topl.
- **Note 16:** Illegal if t<sub>RRD</sub> is not satisfied.





#### 5. Command Truth Table for CKE

	-1			s /R	/C	/W	Λ al al u	Action	
		n	/CS	/K	7	/٧٧	Addr.	710	
l <u> </u>	Н	Χ	Х	Χ	Х	Х	X	INVALID, CLK(n-1) would exit self refresh	
<del>                                   </del>	L	Н	Τ	Χ	Χ	Χ	X	Self refresh recovery	
Self Refresh I	L	Н	L	Ι	Н	Χ	Χ	Self refresh recovery	
<u> </u>	L	Н	L	Н	L	Χ	Χ	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	<u>L</u>	X	X	Х	X	X	Maintain self refresh	
	Н	Н	I.	Х	Х	X	X	Idle after tRC	
	Н	Н	<u>L</u>	Η:	Н	X	X	Idle after tRC	
	Н	Н	L	Н	L	X	X	ILLEGAL	
	Н	Н	L	L	Х	X	X	ILLEGAL	
,	Н	L	H	Х	Х	X	X	ILLEGAL	
<u> </u>	Н	L	<u>L</u>	Н	Н	X	X	ILLEGAL	
	Н	L	<u>L</u>	Н	L	X	X	ILLEGAL	
ŀ	Н	L	L	L	Χ	Χ	Х	ILLEGAL	
Power Down	Н	Χ	Χ	Χ	Χ	Х	Х	INVALID, CLK(n-1) would exit power down	
I owel bown	L	Н	Χ	Χ	Χ	Χ	X	Exit power down → Idle	
I	L	L	Χ	Χ	Χ	Χ	X	Maintain power down mode	
<u> </u>	Н	Н	Н	Χ	Χ	Χ		Refer to operations in Operative	
<u> </u>	Н	Н	L	Н	Χ	Χ		Command Table	
<u> </u>	Η	Н	L	L	Н	Χ			
<u> </u>	Н	Н	L	L	L	Н	X	Refresh	
<u> </u>	Η	Н	L	L	L	L	Op-Code		
DULI DALIKS —	Η	L	Н	Χ	Х	Χ		Refer to operations in Operative	
i iule	Η	L	L	Н	Х	Χ		Command Table	
	Η	L	L	L	Н	Χ			
<u> </u>	Н	L	L	L	L	Η	Χ	Self refresh (Note 17)	
1	Η	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Χ	Χ	Χ	Х	Χ	Χ	Power down (Note 17)	
Row Active	Н	Х	Х	X	Х	X	Х	Refer to operations in Operative Command Table	
	L	Χ	Χ	Χ	Х	Χ	Χ	Power down (Note 17)	
ŀ	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table	
Any State Other than Listed above	Н	L	Х	X	Х	X	Х	Begin clock suspend next cycle (Note 18)	
	L	Н	Χ	Χ	Χ	Χ	Χ	Exit clock suspend next cycle	
	L	L	Χ	Χ	Χ	Χ	Χ	Maintain clock suspend	

H = High level, L = Low level, X = High or Low level (Don't care)


**Notes 17:** Self refresh can be entered only from the both banks idle state. Power down can be entered only from both banks idle or row active state.

Notes 18: Must be legal command as defined in Operative Command Table





## Package Description



#### Controlling Dimension: Millimeters

	DIM	IENSION	(MM)	DIMENSION (INCH)			
SYM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.20	_		0.047	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.90	1.00	1.10	0.035	0.039	0.043	
b	0.30	_	0.45	0.012	_	0.018	
С	0.10	0.15	0.20	0.004	0.006	0.008	
D	20.82	20.95	21.08	0.820	0.825	0.830	
Е	10.03	10.16	10.29	0.395	0.400	0.405	
HE	11.56	11.76	11.96	0.455	0.463	0.471	
е		0.80			0.031		
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1		0.80			0.031	_	
Υ		_	0.10		_	0.004	
ZD		0.88			0.031		
θ	0°		10°	O°		10°	



# Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Aug. 2014	Ternence Chen	N/A
1.0	First SPEC. release.	Aug. 2014	Ternence Chen	N/A

