

128Mb (2Mx4Banks×16) DDR SDRAM

Descriptions

The H2A21281643B is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 134,217,728 bits which organized as 2Meg words x 4 banks by 16 bits.

The 128Mb DDR SDRAM uses a double data rate architecture to accomplish high-speed operation.

The data path internally prefetches multiple bits and It transfers the datafor both rising and falling edges of the system clock. It means the doubled data bandwidth can be achieved at the I/O pins.

Available packages:TSOPII 66P 400mil.

Features

- 2.5V ± 0.2V Power Supply for DDR400/333
- Double Data Rate architecture; two data transfers
 per clock cycle
- Differential clock inputs (CLK and /CLK)
- DQS is edge-aligned with data for Read;
 center-aligned with data for Write
- CAS Latency: 2, 2.5 and 3
- Burst Length: 2, 4 and 8
- · Auto Refresh and Self Refresh
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = 1
- Maximum burst refresh cycle: 8
- Interface: SSTL_2
- Packaged in TSOP II 66-pin, using Lead free materials with RoHS compliant






Ordering Information

Part No	Organization	Max. Freq	Package	Grade
H2A21281643BN1C	8M X 16	DDR1-333 (2.5-2.5-2.5)	66pin TSOP(II)	Commercial
H2A21281643B91C	8M X 16	DDR1-400 (3-3-3)	66pin TSOP(II)	Commercial

Pin Assignment



66pin TSOP II / (400mil x 875mil) / (0.65mm Pin pitch)





Pin Description

Pin	Name	Function
28–32, 35–41	A0-A11	(Address) Multiplexed pins for row and column address. Row address: A0 - A11.Column address: A0 - A8. Provide the row address for Bank Activate commands, and the column address and Auto-precharge bit (A10) for Read/Write commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 Low) or all banks (A10 High). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op-code during a Mode Register Set command. BA0 and BA1 define which mode register is loaded during the Mode Register Set command (MRS or EMRS).
26, 27	BA0, BA1	(Bank Select) Select bank to activate during row address latch time, or bank to read/write during column address latch time.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0-DQ15	(Data Input/ Output) The DQ0 – DQ15 input and output data are synchronized with both edges of DQS.
16,51	LDQS, UDQS	(Data Strobe) DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edgealigned with read data, Center-aligned with write data.
24	/CS	(Chip Select) Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
21,22,23	/CAS,/RAS, /WE	(Command Inputs) Command inputs (along with /CS) define the command being entered.
20,47	LDM,UDM	(Write Mask) When DM is asserted "high" in burst write, the input data is masked. DM is synchronized with both edges of DQS.
45, 46	CLK, /CLK	(Differential Clock Inputs) All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of /CLK.
49	V_{REF}	(Reference Voltage) V _{REF} is reference voltage for inputs.



Pin Description (Continued)

Pin	Name	Function
44	CKE	(Clock Enable) CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
1, 18, 33	VDD	(Power) Power for logic circuit inside DDR SDRAM.
34, 48, 66	V _{SS}	(Ground) Ground for logic circuit inside DDR SDRAM.
3, 9, 15, 55, 61	VddQ	(Power for I/O Buffer) Separated power from VDD, used for output buffer, to improve noise.
6, 12, 52, 58, 64	V _{SSQ}	(Ground for I/O Buffer) Separated ground from VSS, used for output buffer, to improve noise.
14, 17, 19, 25, 42, 43, 50, 53	NC	(No Connection) No connection.



Absolute Maximum Rating

Symbol	Item	Rati	Units	
V_{IN}, V_{OUT}	Voltage on any pin relative to VSS	-0.5 ~ V _{DE}	$-0.5 \sim V_{DDQ} + 0.5$	
V_{DD} , V_{DDQ}	Voltage on VDD/VDDQ supply relative to VSS	-1 ~ 3.6		V
T _{OPR}	Operating Temperature Range	Commercial	°C	
T _{STG}	Storage Temperature Range	-55 ~ +150		°C
T _{SOLDER}	Soldering Temperature (10s)	260		°C
P _D	Power Dissipation	1		W
I _{OUT}	Short Circuit Current	50	1	mA

- **Note 1:** Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- **Note 2:** This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- Note 3: Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance (V_{CC} =2.5V, f=1MHz, T_A =25 $^{\circ}C$)

Symbol	Parameter	Min.	Max.	Units
C_CLK	Input Capacitance (CLK)	3.0	5.0	pF
Cı	Input Capacitance (A0 to A11, BS0,BS1, /CS, /RAS, /CAS, /WE, UDQM, LDQM, CKE)	2.0	4.0	pF
C _{IO}	Input/Output Capacitance (DQ0 to DQ15)	1.5	5.5	pF

Note: These parameters are periodically sampled and not 100% tested

Recommended DC Operating Conditions (T_A =-0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	2.3	2.5	2.7	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.5	2.7	V
V _{IH}	Input High Voltage	V _{REF} +0.15	-	V _{DDQ} +0.3	V
V _{IL}	Input Low Voltage	-0.3	-	V _{REF} -0.15	V
V_{REF}	Output Logic High Voltage	$0.49xV_{DDQ}$	$0.5xV_{DDQ}$	$0.51xV_{DDQ}$	V
V _{TT}	Output Logic Low Voltage	V _{REF} -0.04	V_{REF}	V _{REF} +0.04	V



DC Characteristics

 $(V_{DD}=2.5V\pm0.2V, T_A=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Parameter	Ma	ax.	Units																		
Symbol	i didiletei	333	400	Office																		
	(Operating current)																					
l	One Bank Active-Precharge; tRC = tRC min; tCK = tCK min;	50	55																			
I_{DD0}	DQ, DM and DQS inputs changing once per clock cycle;	50	33																			
	Address and control inputs changing once every two clock cycle																					
	(Operating current)																					
I_{DD1}	One Bank Active-Read-Precharge; Burst = 4; tRC = tRC min;	55	65																			
1טטי	CL = 3; tCK = tCK min; IOUT = 0 mA; Address and control	55	00																			
	inputs changing once per clock cycle.																					
	(Precharge Power Down standby current)																					
I_{DD2P}	All Banks Idle; Power down mode; CKE ≤ VIL max;	5	5																			
	tCK = tCK min; Vin = VREF for DQ, DQS and DM.																					
	(Idle standby current)																					
lano	/CS ≥ VIH min; All Banks Idle; CKE ≥ VIH min; tCK = tCK min;	20	20																			
I_{DD2N}	Address and other control inputs changing once per clock	20	20																			
	cycle; Vin ≥ VIH min or Vin ≤ VIL max for DQ, DQS and DM.																					
	(Active Power Down standby current)																					
I_{DD3P}	One Bank Active; Power down mode; CKE ≤ VIL max;	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10	10) 10	
	tCK = tCK min; Vin = VREF for DQ, DQS and DM.																					
	(Active standby current)																					
	/CS ≥ VIH min; CKE ≥ VIH min; One Bank Active-Precharge;		30	30																		
I_{DD3N}	tRC = tRAS max; tCK = tCK min; DQ, DM and DQS inputs	30			30	30	mΑ															
	changing twice per clock cycle; Address and other control																					
	inputs changing once per clock cycle.																					
	(Operating current)																					
	Burst = 2; Reads; Continuous burst; One Bank Active;	110	120																			
I_{DD4R}	Address and control inputs changing once per clock cycle;	110	110	110 120	120																	
	CL=2; tCK = tCK min; IOUT = 0mA.																					
	(Operating current)																					
	Burst = 2; Write; Continuous burst; One Bank Active; Address																					
$I_{\rm DD4W}$	and control inputs changing once per clock cycle; CL = 2;	100	115																			
	tCK = tCK min; DQ, DM and DQS inputs changing twice per																					
	clock cycle.																					
I	(Auto Refresh current)	65	70																			
I_{DD5}	tRC = tRFC min.	05	70																			
l	(Self Refresh current)																					
I _{DD6}	CKE ≤ 0.2V; external clock on; tCK = tCK min.	2	2																			
	(Random Read current)																					
	4 Banks Active Read with activate every 20nS, Auto-Precharge																					
I_{DD7}	Read every 20 nS; Burst = 4; tRCD = 3; IOUT = 0mA; 130 150																					
	DQ, DM and DQS inputs changing twice per clock cycle;																					
	Address changing once per clock cycle.		i l																			


Note 1: These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of tCK and tRC.

Note 2: These parameters depend on the output loading. Specified values are obtained with the output open.





Block Diagram






AC Operating Test Conditions

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Item	Conditions
Input High Voltage (AC)	VREF + 0.31
Input Low Voltage (AC)	VREF - 0.31
Input Reference Voltage	0.5 x VDDQ
Termination Voltage	0.5 x VDDQ
Differential Clock Input Reference Voltage	Vx (AC)
Input Difference Voltage. CLK and CLK Inputs (AC)	1.5
Output Timing Measurement Reference Voltage	0.5 x VDDQ





AC Characteristics

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Cumb al	Parameter		MHz	333	MHz	l luite
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t _{WPRE}	DQS Write Preamble Time (Note1)	0.25		0.25		
t _{WPST}	DQS Write Postamble Time (Note1)		0.6	0.4	0.6	t _{CK}
t _{DQSS}	Write Command to First DQS Latching Transition (Note1)	0.75	1.25	0.75	1.25	
t _{IS}	Input Setup Time (fast slew rate) (Note5,Note7-9)	0.6		0.75		
t _{IH}	Input Hold Time (fast slew rate) (Note5,Note7-9)	0.6		0.75		
t _{IS}	Input Setup Time (slow slew rate) (Note6-9)	0.7		0.8		
t _{IH}	Input Hold Time (slow slew rate) (Note6-9)			0.8		
t _{IPW}	Control & Address Input Pulse Width (for each input)			2.2		ns
t _{HZ}	Data-out High-impedance Time from CLK, /CLK		0.7		0.7	
t _{LZ}	Data-out Low-impedance Time from CLK, /CLK	-0.7	0.7	-0.7	0.7	
t _{T(SS)}	SSTL Input Transition	0.5	1.5	0.5	1.5	
t _{WTR}	Internal Write to Read Command Delay	2		1		t _{CK}
t _{XSNR}	Exit Self Refresh to non-Read Command	75		75		ns
t _{XSRD}	Exit Self Refresh to Read Command	200		200		t _{CK}
t _{REFi}	Refresh Interval Time (4K/64mS) (Note3)		15.6		15.6	
t _{REFiA}	Refresh Interval Time (4K/16mS) (Note3)		3.9			μS
t _{MRD}	Mode Register Set Cycle Time	10		12		ns



AC Characteristics (Continued)

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

		400	MHz	333 MHz			
Symbol	Parameter	Parameter			Min.	Max.	Units
t _{RC}	Active to Ref/Active Command Per	iod	50		54		
t _{RFC}	Ref to Ref/Active Command Period	70		70			
t _{RAS}	Active to Precharge Command Per	iod	40	70K	42	100K	ns
t _{RCD}	Active to Read/Write Command De Time	elay	15		18		
t _{RAP}	Active to Read with Auto-precharge	e Enable	15		18		
t _{CCD}	Read/Write(a) to Read/Write(b) Comm and Period		1		1		t _{CK}
t _{RP}	Precharge to Active Command Per	iod	15		18		
t_{RRD}	Active(a) to Active(b) Command Pe	eriod	10		12		
t_{WR}	Write Recovery Time		15		15		
	Auto-precharge Write Recovery + F	Precharge	(tWR/ tCK)		(tWR/ tCK)		
t _{DAL}	Time (Note4)	tCK)		tCK)			
4	CLV Cuala Tima	CL=2.5	6	12	6	12	ns
t _{CK}	CLK Cycle Time	CL=3	5	12	6	12	
t _{AC}	Data Access Time from CLK, /C (Note2)	LK	-0.7	0.7	-0.7	0.7	
t _{DQSCK}	DQS Output Access Time from /CLK (Note2)	CLK,	-0.6	0.6	-0.6	0.6	
t_{DQSQ}	Data Strobe Edge to Output Data E	dge Skew		0.4		0.4	
t _{CH}	CLk High Level Width		0.45	0.55	0.45	0.55	4
t _{CL}	CLK Low Level Width		0.45	0.55	0.45	0.55	t _{CK}
t _{HP}	CLK Half Period (minimum of actua	al tCH, tCL)	min, (tCL, tCH)		min, (tCL, tCH)		ns
t _{QH}	DQ Output Data Hold Time from D	HP-05		HP-05			
t _{RPRE}	DQS Read Preamble Time		0.9	1.1	0.9	1.1	
t _{RPST}	DQS Read Postamble Time	0.4	0.6	0.4	0.6	t _{CK}	
t _{DS}	DQ and DM Setup Time				0.4		
t _{DH}	DQ and DM Hold Time	0.4		0.4		ns	
t _{DIPW}	DQ and DM Input Pulse Width (for	each input)	1.75		1.75		
t _{DQSH}	DQS Input High Pulse Width		0.35		0.35		t _{CK}




t _{DQSL}	DQS Input Low Pulse Width	0.35	0.35	t _{CK}
t _{DSS}	DQS Falling Edge to CLK Setup Time	0.2	0.2	t _{CK}
t _{DSH}	DQS Falling Edge Hold Time from CLK	0.2	0.2	t _{CK}
t _{WPRES}	Clock to DQS Write Preamble Set-up Time	0	0	ns

- **Note 1:** IF the result of nominal calculation with regard to Tck contains more than one decimal place, the result is rounded up to the nearest decimal place.
 - (i.e., tDQSS = 1.25 x tCK, tCK = 5 nS, 1.25 x 5 nS = 6.25 nS is rounded up to 6.2 nS.)
- Note 2: tAC and tDQSCK depend on the clock jitter. These timing are measured at stable clock.
- Note 3: A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- **Note 4:** tDAL = (tWR/tCK) + (tRP/tCK)
 - For each of the terms above, if not already an integer, round to the next highest integer.
 - Example: For -5 speed grade at CL=2.5 and tCK=6 nS
 - tDAL = ((15 nS / 6 nS) + (15 nS / 6 nS)) clocks = ((3) + (3)) clocks = 6 clocks
- **Note 5:** For command/address input slew rate ≥1.0 V/nS.
- **Note 6:** For command/address input slew rate ≥0.5 V/nS and <1.0 V/nS.
- **Note 7:** For CLK & /CLK slew rate ≥1.0 V/nS (single--ended).
- **Note 8:** These parameters guarantee device timing, but they are not necessarily tested on each device. They may be guaranteed by device design or tester correlation.
- Note 9: Slew Rate is measured between VOH(ac) and VOL(ac).





Simplified State Diagram





1. Command Truth Table

Command	Symbol	СК	Ε	/CS	/RAS	/CAS	/WE	BA0,	A10	A11~A0
Command	Symbol	n-1	n	70	/KAS	/CAS	/VV E	BA1	AIU	ATT~AU
Ignore Command	DESL	Η	Χ	Η	X	X	Χ	Χ	Χ	Χ
No Operation	NOP	Н	Χ	L	Н	Н	Н	Χ	Х	Х
Burst Stop	BSTH	Η	Χ	L	Н	Η	L	Χ	Χ	X
Read	READ	Ι	Χ	L	Η	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Χ	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Ι	Χ	L	L	Η	Н	V	Η	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. CKE Truth Table

Item	Command	Cł	ΚE	/CS	/RAS	/CAS	/WE	Addr.
item	Command	n-1	n	703	/KAS	CAS	/VV E	Addi.
Idle	CBR Refresh Command	Н	Ι	L	L	L	Η	X
Idle	Self Refresh Entry	Н	L	L	L	L	Н	X
Self Refresh	Self Refresh Exit	L	Н	L	Н	Н	Н	X
	Sell Refresh Exit	L	Н	Н	Х	Х	Х	Х
Idle	Power Down Entry	Н	L	Х	Х	Х	Х	Х
Power Down	Power Down Exit	L	Н	Х	Х	Χ	Х	Х

H = High level, L = Low level, X = High or Low level (Don't care)





3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Н	Χ	Χ	Х	X	DSL	Nop		
	L H H X		Х	NOP/BST	Nop				
L H L		L	Н	BA,CA,A10	READ/READA	ILLEGAL (Note 2)			
Idle	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)		
	L	L	Н	Н	BA,RA	ACT	Row activating		
	L	L	Н	L	BA, A10	PRE/PALL	Nop		
	L	L	L	Н	X	REF/SELF	Refresh or self refresh (Note 1)		
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing (Note 1)		
	Н	Х	Х	Х	X	DSL	Nop		
	L	Н	Н	Х	Х	NOP/BST	Nop		
	L	Н	L	Н	BA,CA,A10	READ/READA	Begin read: Determine AP (Note 3)		
Row	L	Н	L	L	BA,CA,A10	WRIT/WRITA	Begin write: Determine AP (Note 3)		
Active	L	L	Н	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	Pre-charge (Note 4)		
	L	L	L	Н	Х	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code MRS/EMRS		ILLEGAL		
	Н	Х	Х	Χ	X	DSL	Continue burst to end		
	L	Н	Н	Н	X	NOP	Continue burst to end		
	L	Н	Н	L	Х	BST	Burst stop		
	L	Н	L	Н	BA,CA,A10	READ/READA	Terminate burst, new read: Determine AP (Note 5)		
Read	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL		
	L	L	Н	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	Terminate burst, pre-charging		
	L	L	L	Н	Х	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		
	Н	Χ	Х	Х	Х	DSL	Continue burst to end		
	L	Н	Н	Н	X	NOP	Continue burst to end		
	L	Н	Н	L	X	BST	ILLEGAL		
	L	Н	L	Н	BA,CA,A10	READ/READA	Term burst, start read: Determine AP (Note 5,6)		
Write	L	Н	L	L	BA,CA,A10	WRIT/WRITA	Term burst, start read: Determine AP (Note 5)		
	L	L	Н	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	Term burst, Precharging (Note 7)		
	L	L	L	Н	X	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		

H = High level, L = Low level, X = High or Low level (Don't care)





3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Н	Χ	Х	Χ	X	DSL	Continue burst to end		
	L	Н	H	Н	Х	NOP	Continue burst to end		
	L	Н	Н	L	Х	BST	ILLEGAL		
Daniel with	L	Н	L	Н	BA,CA,A10	READ/READA	ILLEGAL		
Read with AP	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)		
7.0	L	L	Н	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL		
	L	L	L	Н	Х	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DSL	Continue burst to end		
	L	Н	Н	Н	X	NOP	Continue burst to end		
	L	Н	Н	L	X	BST	ILLEGAL		
	L	Н	┙	Η	BA,CA,A10	READ/READA	ILLEGAL		
Write with AP	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL		
AP	L	L	Η	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL (Note 2)		
	L	L	L	Н	X	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DSL	NOP-> Idle after tRP		
	L	Н	Н	Н	Х	NOP	NOP-> Idle after tRP		
	L	Н	Τ	L	X	BST	ILLEGAL		
	L	Н	L	Н	BA,CA,A10	READ/READA	ILLEGAL (Note 2)		
Pre-charging	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)		
	L	L	Η	Н	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	Idle after tRP		
	L	L	L	Н	Х	AREF/SELF	ILLEGAL		
	┙	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		
	Τ	Χ	Χ	Χ	X	DSL	NOP-> Row active after tRCD		
	L	Н	Н	Н	X	NOP	NOP-> Row active after tRCD		
	L	Н	Η	L	X	BST	ILLEGAL		
_	L	Н	L	Н	BA,CA,A10	READ/READA	ILLEGAL (Note 2)		
Row Activating	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)		
Activating	L	L	Η	Ι	BA,RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL (Note 2)		
	L	L	L	Н	Х	AREF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge





3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Χ	Χ	Χ	X	DSL	NOP->Row active after tWR
	L	Н	Н	Τ	X	NOP	NOP->Row active after tWR
	L	Н	Н	L	X	BST	ILLEGAL
	L	Н	L	Н	BA,CA,A10	READ/READA	ILLEGAL (Note 2)
Write Recovering	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)
recovering	L	L	Н	Τ	BA,RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL (Note 2)
	L	L	L	Ι	Χ	AREF/SELF	ILLEGAL
	L	L	L	┙	Op-Code	MRS/EMRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DSL	NOP->Enter precharge after tWR
	L	Н	Н	Η	X	NOP	NOP->Enter precharge after tWR
	L	Н	Н	L	X	BST	ILLEGAL
Write	L	Н	L	Η	BA,CA,A10	READ/READA	ILLEGAL (Note 2)
Recovering	L	Н	L	L	BA,CA,A10	WRIT/WRITA	ILLEGAL (Note 2)
with AP	L	L	Н	Τ	BA,RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA,A10	PRE/PREA	ILLEGAL (Note 2)
	L	L	L	Τ	X	AREF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DSL	NOP->Idle after tRC
	L	Н	Н	Н	X	NOP	NOP->Idle after tRC
	L	Н	L	L	X	BST	ILLEGAL
Refreshing	L	Н	Н	Τ	X	READ/WRIT	ILLEGAL
	L	L	L	Χ	X	ACT/PRE/PREA	ILLEGAL
	L	L	L	Χ	Х	AREF/SELF/MR S/EMRS	ILLEGAL
	Н	Х	Х	Χ	Х	DSL	NOP->Row after tMRD
Ma -l-	L	Н	Н	Η	Х	NOP	NOP->Row after tMRD
Mode Register	L	Н	Н	L	X	BST	ILLEGAL
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL
, 15555011.g	L	L	Х	Χ	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 1: Illegal if any bank is not idle.

Note 2: Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 3: Illegal if tRCD is not satisfied.

Note 4: Illegal if tRAS is not satisfied.

Note 5: Must satisfy burst interrupt condition.

Note 6: Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.

Note 7: Must mask preceding data which don't satisfy tWR





4. Command Truth Table for CKE

Current State	CKE		/CS	/RAS /CAS		/WE	Addr.	Action	
Current State	n-1	n	/63	/KAS	/CAS	/VV E	Addi.	Action	
	Ι	X	X	X	Χ	Χ	Χ	INVALID	
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh->Idle after tXSNR	
Self Refresh	L	Н	L	Н	Н	Х	Х	Exit Self Refresh->Idle after tXSNR	
	L	Н	L	Н	L	Χ	Χ	ILLEGAL	
	L	Н	L	L	Χ	Χ	X	ILLEGAL	
	L	L	Х	X	Х	Χ	Х	Maintain self refresh	
	Н	X	X	X	Х	Χ	X	INVALID	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit Power down->Idle after tIS	
	L	L	Х	X	Х	Χ	Х	Maintain power down mode	
	Н	Н	Χ	X	Х	Χ	Х	Refer to Function Truth Table	
	Н	L	Н	X	Χ	Χ	X	Enter Power down (Notes 2)	
	Н	L	L	Н	Н	Χ	Х	Enter Power down (Notes 2)	
All banks Idle	Н	L	L	L	L	Н	X	Self Refresh (Notes 1)	
	Н	L	L	Н	L	Χ	Х	ILLEGAL	
	Н	L	L	L	Χ	Χ	Х	ILLEGAL	
	L	X	Х	X	Х	Х	Х	Power down	
	Н	Н	Χ	X	Χ	Χ	X	Refer to Function Truth Table	
	Н	L	Н	Х	Х	Χ	Х	Enter Power down (Notes 3)	
	Η	L	L	Н	Н	Х	Х	Enter Power down (Notes 3)	
Row Active	Τ	L	L	L	L	Η	X	ILLEGAL	
	Η	L	L	Н	L	Χ	X	ILLEGAL	
	Н	L	L	L	Х	Χ	Х	ILLEGAL	
	L	Χ	Χ	Х	Χ	Χ	Х	Power down	
Any State Other than Listed above	Н	Н	Х	х	X	Х	Х	Refer to Function Truth Table	

H = High level, L = Low level, X = High or Low level (Don't care)

Notes 1: Self refresh can enter only from the all banks idle state.

Notes 2: Power Down occurs when all banks are idle; this mode is referred to as precharge power down.

Notes 3: Power Down occurs when there is a row active in any bank; this mode is referred to as active power down.






Mode Register Definition

Mode Register Set

The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The defaults values of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register.) The state of the address pins A0-A11 in the same cycle as /CS, /RAS, /CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.







Address input for Mode Register Set

			_							
A0								Burst	Length	
					A2	A1	A0	Sequential	Interleaved	
A1	Burst Length				0	0	0	Reserved	Reserved	
40					0	0	1	2	2	
A2]		0	1	0	4	4	
A3		Addressing Mode			0	1	1	8	8	
					1	0	0			
A4					1	0	1	Reserved	Reserved	
A5		CAS Latency			1	1	0			
		one Editing			1	1	1			
A6						A3		Addressi	ng Mode	
^7		Decembed	1			0		Sequ	ential	
A7	"0"	Reserved				1		Interle	eaved	
A8		DLL Reset		┐	4.0	٨٥	۸.4	CAS L	atency	
					A6 0	A5 0	A4 0	CAG E	atericy	
A9	"0"				0	0	1	Rese	erved	
A10	"0"	Reserved			0	1	0		2	
					0	1	1	3	3	
A11	"0"				1	0	0	4		
BA0	"0"	Mode Register Set	1		1	0	1	Rese	rved	
ВАО	U U	or Extended Mode			1	1	0	2.	5	
BA1	"0"	Register Set			1	1	1	Rese	erved	
			J _.					DIL	2	
" "Reser	ved" sho	ould stay "0" during MRS o	sycle.			A8			Reset	
						0		N Ye		
						1				
					BA1		BA0	MRS or	EMRS	
					0		0	Regular N	IRS cycle	
					0		1	Extended I	MRS cycle	
					1		0	Rese	erved	
					1		1	i i i i i i i i i i i i i i i i i i i	arveu	



Burst Type (A3)

Burst Length	A2	A 1	Α0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Χ	0	1 0	10
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210

^{*}Page length is a function of I/O organization and column addressing

DLL Enable / Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation (upon existing Self Refresh Mode, the DLL is enable automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Output Drive Strength


The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments.






Extended Mode Register Set (EMRS)


The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA0 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.







Package Description









Controlling Dimension: Millimeters

SYMBOL	DIME	ENSION (r	mm)	DIMENSION (inch)				
STWIDGE	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α			1.20		-	0.047		
A1	0.05		0.15	0.002		0.006		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
b	0.22		0.38	0.009		0.015		
С	0.12		0.21	0.005		0.008		
D	22.09	22.22	22.35	0.870	0.875	0.880		
Е	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.395	0.400	0.405		
е	0	.65 BASIC		0.026 BASIC				
L	0.40	0.50	0.60	0.016	0.020	0.024		
L1	0	.80 BASIC		0.031 BASIC				
R	0.12		0.25	0.005		0.010		
R1	0.12			0.005				
ZD		0.71 REF		(0.028 REF			
θ	0°		8°	0°		8°		
θ_1	10°		20°	10°		20°		
Υ			0.10			0.004		



Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Sep. 2014	Ternence Chen	N/A
1.0	First SPEC. release.	Sep. 2014	Ternence Chen	N/A