

256Mb (4Mx4Banks×16) Synchronous SDRAM

Descriptions

The H2A12561633B is Synchronous Dynamic Random Access Memory (SDRAM) organized as 4Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 256Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL. Available packages: TSOPII 54P 400mil.

Features

- Fully Synchronous to Positive Clock Edge
- Single 3.3V±0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
- Sequential (B/L = 1/2/4/8/full Page)
- Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms (7.8us)






Ordering Information

Part No	Organization	Max. Freq	Package	Grade	
H2A12561633B81C	16M X 16	PC-133MHz (3-3-3)	54pin TSOP(II)	Commercial	
H2A12561633BM1C	16M X 16	PC-166MHz (3-3-3)	54pin TSOP(II)	Commercial	

Pin Assignment



54pin TSOP-II / (400mil × 875mil) / (0.8mm Pin pitch)





Pin Description (Simplified)

Pin	Name	Function
23–26, 22, 29–36	A0-A12	(Address) Multiplexed pins for row and column address. Row address: A0-A12. Column address: A0-A8.
20, 21	BS0, BS1	(Bank Select) Select bank to activate during row address latch time, or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53	DQ0-DQ15	(Data Input/ Output) Multiplexed pins for data input and output.
19	/CS	(Chip Select) Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
18	/RAS	(Row Address Strobe) Command input. When sampled at the rising edge of the clock, /RAS, /CAS and /WE define the operation to be executed.
17	/CAS	(Column Address Strobe) Referred to /RAS
16	/WE	(Write Enable) Referred to /RAS
15, 39	UDQM, LDQM	(Input/Output Mask) The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
38	CLK	(Clock Inputs) System clock used to sample inputs on the rising edge of clock.
37	CKE	(Clock Enable) CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
1, 14, 27	Vdd	(Power) Power for input buffers and logic circuit inside DRAM.
28, 41, 54	V _{SS}	(Ground) Ground for input buffers and logic circuit inside DRAM.
3, 9, 43, 49	Vddq	(Power for I/O buffer) Separated power from VDD, to improve DQ noise immunity.
6, 12, 46, 52	V _{SSQ}	(Ground for I/O Buffer) Separated ground from VSS, to improve DQ noise immunity.
40	NC	(No Connection) No connection.





Absolute Maximum Rating

Symbol	Item	Rati	Units		
V _{IN} , V _{OUT}	Input, Output Voltage	-0.5 ~ V _{DD} + 0.5 (≤ 4.6V max		V	
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.5 ~	V		
T _{OPR}	Operating Temperature Range	Commercial	0 ~ +70	°C	
T _{STG}	Storage Temperature Range	-55 ~ +150		°C	
T _{SOLDER}	Soldering Temperature (10s)	260		°C	
PD	Power Dissipation	1		W	
I _{OUT}	Short Circuit Current	50	50		

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Capacitance (V_{CC}=3.3V, f=1MHz, T_A=25°C)

Symbol	Parameter	Min.	Max.	Units
C _{CLK}	Input Capacitance (CLK)	-	3.5	pF
Cı	Input Capacitance (A0 to A12, BS0,BS1, /CS, /RAS, /CAS , /WE, UDQM, LDQM, CKE)	-	3.8	pF
C _{IO}	Input/Output Capacitance (DQ0 to DQ15)	-	6.5	pF

Note: These parameters are periodically sampled and not 100% tested

Recommended DC Operating Conditions (T_A =-0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input High Voltage (Note 1)	2.0	-	V _{DD} +0.3	V
V _{IL}	Input Low Voltage (Note 2)	-0.3	-	0.8	V
V _{OH}	Output Logic High Voltage	2.4	-	-	V
V _{OL}	Output Logic Low Voltage	-	-	0.4	V
$I_{I(L)}$	Input leakage current (Note 3)	-5	-	5	μA
I _{O(L)}	Output leakage current (Note 4)	-5	-	5	μA

Note 1: VIH (max.) = VDD/VDDQ+1.5V for pulse width \leq 5 nS.

Note 2 : VIL (min.) = VSS/VSSQ-1.5V for pulse width \leq 5 nS.

- **Note 3**: Any input 0V ≤ VIN ≤ VDDQ. Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
- *Note 4 :* Output disabled, $0V \le VOUT \le VDDQ$.





DC Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

	Beremeter	Test Conditions	PC-166MHz	PC-133MHz	
Symbol	Parameter	Test Conditions	Ма	ax.	Units
I _{DD1}	Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation (<i>Note 3</i>)	1 Bank Operation	60	55	mA
I _{DD2}	Standby Current tCK = min., CS = VIH VIH/L = VIH (min.)/VIL (max.) (<i>Note 3</i>)	CKE = VIH	25	20	mA
I _{DD2P}	Bank: Inactive state (Note 3)	CKE = VIL (Power Down mode)	2	2	mA
I _{DD2S}	Standby Current CLK = VIL, CS = VIH VIH/L=VIH (min.)/VIL (max.)	CKE = VIH	12	12	mA
I _{DD2PS}	Bank: Inactive state	CKE = VIL (Power Down mode)	2	2	mA
I _{DD3}	No Operating Current tCK = min., CS = VIH(min)	CKE = VIH	35	30	mA
I _{DD3P}	Bank: Active state (4 Banks)	CKE = VIL (Power Down mode)	12	12	mA
I _{DD4}	Burst Operating Current (tCK = min.) Read/ Write command cy	vcling (Note 3,4)	80	75	mA
I _{DD5}	Auto Refresh Current (tCK = min.) Auto refresh command c	ycling <i>(Note 3)</i>	75	70	mA
I _{DD6}	Self Refresh Current (CKE = 0.2V) Self Refresh mode		2	2	mA

Note 1: Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.


- Note 2: All voltages are referenced to VSS.
- *Note 3:* These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
- *Note 4:* These parameters depend on the output loading conditions. Specified values are obtained with output open.
- *Note 5:* Power up sequence please refer to "Functional Description" section described before. *Note 6:* AC test load diagram.





H2A12561633B

Block Diagram








AC Operating Test Conditions

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Item	Conditions
Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



AC TEST LOAD

AC Characteristics

(V_{DD}=3.3V±0.3V, T_A=0°C ~70°C)

Symbol	Parameter		166	MHz	133	MHz	Unito
Symbol	Parameter	Parameter		Max.	Min.	Max.	Units
t _{OH}	Output Data Hold Time (Note 9	リ	3		3		
t _{HZ}	Output Data High Impedance Time (<i>Note 7</i>)	CL=3		5.4		5.4	
t _{LZ}	Output Data Low Impedance Ti (Note 9)	me	0		0		
t _{SB}	Power Down Mode Entry Time		0	6	0	7.5	ns
t _T	Transition Time of CLK (Rise a	nd Fall)		1		1	
t _{DS}	Data-in-Set-up Time (Note 8)	1.5		1.5			
t _{DH}	Data-in Hold Time (Note 8)		0.8		1.0		
t _{AS}	Address Set-up Time (Note 8)		1.5		1.5		
t _{AH}	Address Hold Time (Note 8)		0.8		1.0		
t _{CKS}	CKE Set-up Time (Note 8)		1.5		1.5		
t _{скн}	CKE Hold Time (Note 8)		0.8		1.0		
t _{CMS}	Command Set-up Time (Note 8	3)	1.5		1.5		
t _{CMH}	Command Hold Time (Note 8)		0.8		1.0		
t _{REF}	Refresh Time			64		64	ms
t _{RSC}	Mode Register Set Cycle Time		2		2		t _{CK}
t _{XSR}	Exit self refresh to ACTIVE com	mand	72		75		ns





AC Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Symbol	mbol Parameter				133	Unito	
Symbol	Parameter	Parameter				Max.	Units
t _{RC}	Ref/Active to Ref/Active Comma Period	and	60		65		ns
t _{RAS}	Active to Precharge Command	Period	42	100k	45	100k	ns
t _{RCD}	Active to Read/Write Command	Delay	15		20		ns
t _{CCD}	Read/Write(a) to Read/Write(b) Command Period	1		1		t _{ск}	
t _{RP}	Precharge to Active(b) Comman Period	nd	15		20		ns
t _{RRD}	Active(a) to Active(b) Command	l Period	2		2		t _{ск}
t _{WR}	Write Recovery Time	CL=3	2		2		t _{CK}
t _{ск}	CLK Cycle Time	CL=3	6	1K	7.5	1K	ns
t _{CH}	CLK High Level Width (Note 8)	2		2.5		ns	
t _{CL}	CLK Low Level Width (Note 8)	2		2.5		ns	
t _{AC}	Access Time from CLK (Note 9)	CL=3		5		5.4	ns

* All voltages referenced to V_{SS} .

- *Note 7:* tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.
- Note 8: Assumed input rise and fall time (tT) = 1nS.
 - If tr & tf is longer than 1nS, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]nS should be added to the parameter.
- Note 9: If clock rising time (tT) is longer than 1nS, (tT/2-0.5)nS should be added to the parameter.


Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} +0.3V on any of the input pins or V_{DD} supplies. (CLK signal started at same time) After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.




















Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Х	0	10	1 0
	Х	0	0	0123	0123
4	Х	0	1	1230	1 0 3 2
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	1 2 3 4 5 6 7 0	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
o	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-


* Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA7): Full page = 256bits

1. Command Truth Table

Command	Symbol	СК	Е	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n	103	/KA3	/CA3		BA1	AIU	A9~A10
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst Stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input







Command	Symbol	CI	٢E	/CS
Command	Symbol	n-1	n	703
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	Х	L
Data Write/Output Enable	ENB	Н	Х	Н
Data Mask/Output Disable	MASK	Н	Х	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

ltem	Command	Symbol	Cł	٢E	/CS	/RAS	/CAS	/WE	Addr.
nem	Command	Symbol	n-1 n		/03	/RA5	/CA3		Auui.
Activating	Clock Suspend Mode Entry		Н	L	Х	Х	Х	Х	Х
Any	Clock Suspend Mode		L	L	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Х	Х	Х	Х
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х
Self Refresh	Self Refresh Exit		L	Н	L	Н	н	Н	Х
Sell Refresh			L	Н	Н	Х	Х	Х	Х
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х
Power Down	Power Down Exit		L	Н	Х	Х	Х	Х	Х

H = High level, L = Low level, X = High or Low level (Don't care)





Current State	/CS	/R	/C	w	Addr.	Command	Action
	Н	Х	Х	Х	Х	DESL	Nop or power down (Note 1)
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 1)
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
Idle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
Tailo	L	L	Н	Н	BA/RA	ACT	Row activating
	L	L	Н	L	BA, A10	PRE/PALL	Nop
	L	L	L	Н	X	REF/SELF	Refresh or self refresh (Note 3)
	L	L	L	L	Op-Code	MRS	Mode register accessing
	Н	Х	Х	Х	X	DESL	Nop
	L	Н	Η	Х	Х	NOP or BST	Nop
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 4)
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 4)
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL <i>(Note 2)</i>
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge <i>(Note 5)</i>
	L	L	L	Н	Х	REF/SELF	ILLEGAL (Note 3)
	L	L	L	L	Op-Code	MRS	ILLEGAL
	H	Х	Х	Х	Х	DESL	Continue burst to end \rightarrow Row active
	L	Н	Н	Н	Х	NOP	Continue burst to end \rightarrow Row active
	L	Н	Н	L	Х	BST	Burst stop \rightarrow Row active
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP (Note 6)
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 6,7)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 3)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Continue burst to end \rightarrow Write recovering
	L	Н	Н	Н	Х	NOP	Continue burst to end \rightarrow Write recovering
	L	Н	Н	L	Х	BST	Burst stop \rightarrow Row active
\\/rite	L	н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 6,7)
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 (Note 6)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 8)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care)





4. Operative Command Table (Continued)

Current State	/CS	/R	/C	w	Addr.	Command	Action
	н	х	х	Х	х	DESL	Continue burst to end \rightarrow Pre-charging
	L	н	Н	Н	Х	NOP	Continue burst to end \rightarrow Pre-charging
	L	Н	Н	L	Х	BST	ILLEGAL
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	н	х	х	Х	Х	DESL	Burst to end \rightarrow Write recovering with auto pre-charge
	L	н	н	Н	Х	NOP	Continue burst to end \rightarrow Write recovering with auto pre-charge
	L	Н	Н	L	Х	BST	ILLEGAL
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after tRP
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after tRP
	L	Η	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL <i>(Note 2)</i>
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after tRP
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after tRCD
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after tRCD
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL <i>(Note 2)</i>
Row Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
Activating	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2,9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge





4. Operative Command Table (Continued)

Current State	/CS	/R	/C	/w	Addr.	Command	Action
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter row active after tDPL
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter row active after tDPL
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter row active after tDPL
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 7)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL <i>(Note 2)</i>
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL <i>(Note 2)</i>
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter pre-charge after tDPL
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter pre-charge after tDPL
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter pre-charge after tDPL
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2,7)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL <i>(Note 2)</i>
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	H	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after tRC
	L	Н	Н	Х	Х	NOP/BST	Nop \rightarrow Enter idle after tRC
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop
Mode	L	Н	Н	Η	Х	NOP	Nop
Register	L	Н	Н	L	Х	BST	ILLEGAL
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
3	L	L	х	х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 1: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.All input buffers except CKE will be disabled.

Note 2: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank. *Note 3:* If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers

except CKE will be disabled.

- Note 4: Illegal if t_{RCD} is not satisfied.
- *Note 5:* Illegal if t_{RAS} is not satisfied.
- Note 6: Must satisfy burst interrupt condition.
- Note 7: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 8: Must mask preceding data which don't satisfy t_{DPL}.
- *Note 9:* Illegal if t_{RRD} is not satisfied.





5. Command Truth Table for CKE

Current State	Cł	٢E	/CS	/R	/C	/w	Addr.	Action	
Current State	n-1	n	163	/R		///	Addr.		
	н	Х	х	х	х	х	Х	INVALID, CLK(n-1) would exit self refresh	
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery	
Self Refresh	L	Η	L	Η	Н	Х	Х	Self refresh recovery	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain self refresh	
	Н	Н	Н	Х	Х	Х	Х	Idle after tRC	
	Н	H	L	Н	Η	Х	Х	Idle after tRC	
	Н	Н	L	Н	L	Х	Х	ILLEGAL	
Self Refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL	
Recovery	Н	L	Н	Х	Х	Х	Х	ILLEGAL	
	Н	L	L	Н	Η	Х	Х	ILLEGAL	
	Н	L	L	Η	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
Power Down	Н	Х	Х	Х	Х	Х	Х	INVALID, CLK(n-1) would exit power down	
Fuwer Down	L	Н	Х	Х	Х	Х	Х	Exit power down \rightarrow Idle	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Н	Х	Х	Х		Refer to operations in Operative	
	Н	Н	L	Н	Х	Х		Command Table	
	Н	Н	L	L	Н	Х			
	Н	Н	L	L	L	Н	Х	Refresh	
	Н	Н	L	L	L	L	Op-Code		
Both Banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative	
Idle	Н	L	L	Η	Х	Х		Command Table	
	Н	L	L	L	Н	Х			
	Н	L	L	L	L	Н	Х	Self refresh <i>(Note 10)</i>	
	н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down <i>(Note 10)</i>	
Row Active	н	Х	х	х	х	х	Х	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down <i>(Note 10)</i>	
	н	Н	х	х	х	Х		Refer to operations in Operative Command Table	
Any State Other than Listed above	н	L	х	х	х	х	Х	Begin clock suspend next cycle (Note 11)	
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle	
	L	L	Х	Х	Х	Х	Х	Maintain clock suspend	


H = High level, L = Low level, X = High or Low level (Don't care)

Notes 10: Self refresh can be entered only from the both banks idle state. Power down can be entered only from both banks idle or row active state.

Notes 11: Must be legal command as defined in Operative Command Table







DETAIL "A"

SYMBOL		DIMENSION (MM)		DIMENSION (INCH)				
OTMECL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
Α			1.20			0.047		
A1	0.05		0.15	0.002		0.006		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
b	0.30		0.45	0.012		0.018		
с	0.12		0.21	0.005		0.008		
D	22.09	22.22	22.35	0.870	0.875	0.880		
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.395	0.400	0.405		
e		0.80 BASIC		0.031 BASIC				
L	0.40	0.50	0.60	0.016	0.020	0.024		
L1		0.80 BASIC		0.031 BASIC				
R	0.12		0.25	0.005		0.010		
R1	0.12			0.005				
ZD		0.71 REF		0.028 REF				
θ	0°		8°	0°		8°		
θ ₁	10°	15°	20°	10°	15°	20°		
Y			0.10			0.004		

Controlling Dimension : Millimeters	Controlling	Dimension ·	Millimeters
-------------------------------------	-------------	-------------	-------------





Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Aug. 2014	Ternence Chen	N/A
1.0	First SPEC. release.	Aug. 2014	Ternence Chen	N/A

