

64Mb (1M×4Bank×16) Synchronous DRAM

Descriptions

The H2A164M1633B is Synchronous Dynamic Random Access Memory (SDRAM) organized as 1Mega words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 64Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.

Available packages: TSOPII 54P 400mil.

- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 4,096 Refresh Cycles / 64ms (15.625us)

Features

- Fully Synchronous to Positive Clock Edge
- Single 3.3V ±0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8
 or Full Page
- Programmable CAS Latency (C/L) 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
- Sequential (B/L = 1/2/4/8/full Page)
- Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation






Ordering Information

Part No	Organization	Max. Freq	Package	Grade
H2A164M1633BL1C	4M X 16	SDR-143MHz (3-3-3)	54pin TSOP(II)	Commercial
H2A164M1633BM1C	4M X 16	SDR-166MHz (3-3-3)	54pin TSOP(II)	Commercial

Pin Assignment



54pin TSOP-II / (400mil × 875mil) / (0.8mm Pin pitch)





Pin	Name	Function					
38	CLK	(System Clock)					
	OER	Master clock input (Active on the positive rising edge)					
19	/CS	(Chip Select)					
10	/00	Selects chip when active					
		(Clock Enable)					
37	CKE	Activates the CLK when "H" and deactivates when "L".					
01	ORE	CKE should be enabled at least one cycle prior to new					
		command. Disable input buffers for power down in standby.					
		(Address)					
		Row address (A0 to A11) is determined by A0 to A11 level at					
		the bank active command cycle CLK rising edge.					
		CA (CA0 to CA7) is determined by A0 to A7 level at the read or					
23~26, 22, 29~35	A0~A11	write command cycle CLK rising edge.					
20 20, 22, 20 00		And this column address becomes burst access start address.					
		A10 defines the pre-charge mode. When A10= High at the					
		pre-charge command cycle, all banks are pre-charged.					
		But when A10= Low at the pre-charge command cycle, only the					
		bank that is selected by BA0/BA1 is pre-charged.					
20, 21	BA0, BA1	(Bank Address)					
-,	-)	Selects which bank is to be active.					
		(Row Address Strobe)					
18	/RAS	Latches Row Addresses on the positive rising edge of the CLK					
		with /RAS "L". Enables row access & pre-charge.					
	(0.1.0	(Column Address Strobe)					
17	/CAS	Latches Column Addresses on the positive rising edge of the					
		CLK with /CAS low. Enables column access.					
10	AA/-	(Write Enable)					
16	/WE	Latches Column Addresses on the positive rising edge of the					
		CLK with /CAS low. Enables column access.					
39/15	UDQM / LDQM	(Data Input / Output Mask)					
0 4 5 7 0 40		DQM controls I/O buffers.					
2, 4, 5, 7, 8, 10,		(Data Input/Output)					
11, 13, 42, 44, 45,	DQ0~DQ15	DQ pins have the same function as I/O pins on a conventional					
47, 48, 50, 51, 53		DRAM.					
1,14,27/	V_{DD}/V_{SS}	(Power Supply/Ground)					
28,41,54		V _{DD} and V _{SS} are power supply pins for internal circuits.					
3, 9, 43, 49/	V_{DDQ} / V_{SSQ}	(Power Supply/Ground)					
6, 12, 46, 52		V _{DDQ} and V _{SSQ} are power supply pins for the output buffers. (No Connection)					
36.40	NC						
36,40	NC	This pin is recommended to be left No Connection on the					
		device.					





Absolute Maximum Rating

Symbol	Item	ng	Units		
$V_{\rm IN}, V_{\rm OUT}$	Input, Output Voltage	-0.5 ~ V _{DD} +0.5 (V		
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.3 ~	V		
T _{OP}	Operating Temperature Range	Commercial	Commercial 0 ~ +70		
T _{STG}	Storage Temperature Range	-55 ~ -	⊦ 150	°C	
P _D	Power Dissipation	1	1		
los	Short Circuit Current	50	50		

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{cc}=3.3V, f=1MHz, T_A=25°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CLK}	Clock Capacitance	2.5	-	4	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	2.5	-	4	pF
Co	Input / Output Capacitance	4	-	6.5	pF

Recommended DC Operating Conditions (T_A =-0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input Logic High Voltage	2.0		V _{DD} +0.3	V
V _{IL}	Input Logic Low Voltage	-0.3		0.8	V

Note: * All voltages referred to V_{SS}.

- * V_{IH} (max.) = V_{DD} / V_{DDQ} +1.5V for pulse width $~\leq~$ 5ns
- * V_{IL} (min.) = V_{DD} / V_{SSQ} -1.5V for pulse width $~\leq~$ 5ns





Recommended DC Operating Conditions

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Parameter	Test Conditions	Ma	ax.	Units
Symbol	Parameter	Test Conditions	143	166	Units
I _{CC1}	Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation (<i>Note 3</i>)	1 Bank Operation	45	50	mA
I _{CC2}	Standby Current tCK = min., /CS = VIH VIH/L = VIH (min.)/VIL (max.) (Note 3)	CKE = VIH	20	25	mA
I _{CC2P}	Bank: Inactive State (Note 3)	CKE = VIL (Power Down mode)	2	2	mA
I _{CC2S}	Standby Current CLK = VIL, /CS = VIH VIH/L=VIH (min.)/VIL (max.)	CKE = VIH	12	12	mA
I _{CC2PS}	Bank: Inactive State	CKE = VIL (Power Down mode)	2	2	mA
I _{CC3}	No Operating Current tCK = min., /CS = VIH (min.)	CKE = VIH	30	35	mA
I _{CC3P}	Bank: Active State (4 Banks)	CKE = VIL (Power Down mode)	12	12	mA
I _{CC4}	Burst Operating Current (tCK = min.) Read/ Write command cycling	(Note 3,4)	70	75	mA
I _{CC5}	Auto Refresh Current (tCK = min.) Auto refresh command cycling	55	60	mA	
I _{CC6}	Self Refresh Current (CKE = 0.2V) Self refresh mode		2	2	mA

*All voltages referenced to V_{SS} .

Note 1: I_{CC1} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during $t_{\mbox{\scriptsize CK}}$ (min.)

Note 2: I_{CC4} depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t_{CK} (min.)

Note 3: Input signals are changed only one time during t_{CK} (min.)

Note 4: Standard power version.








Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
IIL	Input Leakage Current	$0 \le V_I \le V_{DDQ}, V_{DDQ} = V_{DD}$ All other pins not under test=0V	-5	-	5	uA
I _{OL}	Output Leakage Current	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-5	-	5	uA
V _{OH}	High Level Output Voltage	I _O =-4mA	2.4	-	-	V
V _{OL}	Low Level Output Voltage	I _O =+4mA	-	-	0.4	V







NOTE:


The cell array configuration is 4096 * 256 * 16





(V_{DD}=3.3V±0.3V, T_A=0°C ~70°C)

Item	Conditions
Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V



AC Operating Test Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Parameter	166	MHz	143	MHz	Units	
Symbol	Farameter	Min.	Max.	Min.	Max.	Units	
	Clock Cycle Time	CL=3	6	1000	7	1000	20
t _{CK}	Clock Cycle Time	CL=2	8	1000	9	1000	ns
	Access Time form CLK	CL=3	-	5	-	5	20
t _{AC}	Access time form CLK	CL=2	-	6	-	6	ns
t _{CH}	CLK High Level Width	2	-	2	-	ns	
t _{CL}	CLK Low Level Width	2	-	2	-	ns	
	Data-out Hold Time	CL=3	-	-	-	-	20
t _{он}	Data-out noid Time	CL=2	-	-	-	-	ns
+	Data-out High Impedance	CL=3	2	5	2	6	20
t _{HZ}	Time ^(Note 5)	CL=2	-	-	-	-	ns
t _{LZ}	Data-out Low Impedance Ti	0	-	0	-	ns	
t _{IH}	Input Hold Time		1	-	1	-	ns
t _{IS}	Input Setup Time		1.5	-	2	-	ns

* All voltages referenced to V_{SS} .

Note 5: t_{HZ} defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.





AC Operating Test Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Symbol	Symbol Parameter				143	MHz	Unito
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	
t _{RC}	ACTIVE to ACTIVE Comma Period ^(Note 6)	60		63		ns	
t _{RAS}	ACTIVE to PRECHARGE Command Period (Note 6)	40	100k	42	100k	ns	
t _{RP}	PRECHARGE to ACTIVE Command Period (Note 6)	15		18		ns	
t _{RCD}	ACTIVE to READ/WRITE D Time ^(Note 6)	15		20		ns	
t _{RRD}	ACTIVE(one) to ACTIVE(an Command ^(Note 6)	12		14		ns	
t _{CCD}	READ/WRITE Command to READ/WRITE Command		1		1		CLK
t _{DPL}	Date-in to PRECHARGE Command		2		2		CLK
t _{BDL}	Date-in to BURST Stop Cor	nmand	1		1		CLK
	Data-out to High	CL=3	3		3		
t _{ROH}	Impedance from PRECHARGE Command CL		2		2		CLK
t _{REF}	Refresh Time (4,096 cycle)			64		64	ms

* All voltages referenced to V_{SS}.

Note 6: These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)

Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} +0.3V on any of the input pins or V_{DD} supplies. (CLK signal started at same time)

After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.






Self Refresh GHIH SELFERN Mode MRS REF CBR IDLE Register Refresh Set CAR CAR ACT Power Down $\mathsf{CKE}\downarrow$ Active Row Power CKE Active 85, Down Read Write Read Write with Read with CKE Read CKE WRITE READ WRITE READ Suspend Write Suspend CKE CKE CKE ↓ $\mathsf{CKE}\downarrow$ WRITEA PRE PRE READA WRITEA READA Suspend Suspend CKE CKE Precharge POWER Precharge ON Manual Input



Automatic Sequence



Address Input for Mode Register Set



* "Reserved" should stay "0" during MRS cycle.





Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Х	0	10	10
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	0	0	1	1 2 3 4 5 6 7 0	10325476
	0	1	0	23456701	23016745
8	0	1	1	3 4 5 6 7 0 1 2	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

* Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA7):


Full page = 256bits

1. Command Truth Table

Command	Symbol	СК	Е	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n	103	/KAS		/**∟	BA1	AIU	A9~A10
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst Stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input







Command	Symbol	С	KE	
Command	Symbol	n-1	n	/CS
Data Write/Output Enable	ENB	Н	Х	н
Data Mask/Output Disable	MASK	Н	Х	L
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	Х	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

ltem	Command	Symbo	СК	Έ	/CS	/RA	/CA	/WE	Addr.
nem	Command	I.	n-	n	103	S	S		Addr.
Activating	Clock Suspend Mode Entry		Н	L	Х	Х	Х	Х	Х
Any	Clock Suspend Mode		L	L	Х	Х	Х	Х	Х
Clock Suspend	Clock Suspend Mode Exit		L	н	х	Х	Х	Х	Х
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	н	Х
Sell Reliesh			L	Н	Н	Х	Х	Х	Х
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х
Power Down	Power Down Exit		L	Н	Х	Х	Х	Х	Х

Remark H = High level, L = Low level, X = High or Low level (Don't care)







4. Operative Command Table (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action			
	Н	Х	Х	Х	Х	DESL	Nop or power down (Note 8)			
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 8)			
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)			
	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)			
Idle				Н	BA/RA	ACT	Row activating			
	L	L	Н	L	BA, A10	PRE/PALL	Nop			
	L	L	L	н	Х	REF/SELF	Refresh or self refresh (Note 10)			
	L	L	L	L	Op-Code	MRS	Mode register accessing			
	Н	Х	Х	Х	Х	DESL	Nop			
	L	Н	Н	Х	Х	NOP or BST	Nop (Note 11)			
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 11)			
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 11)			
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Pre-charge ^(Note 12)			
	L	L	L	Н	Х	REF/SELF	ILLEGAL (Note 10)			
	L	L	L	L	Op-Code	MRS	ILLEGAL			
	Н	Х	Х	Х	Х	DESL	Continue burst to end \rightarrow Row active			
	L H L H		н	н	Х	NOP	Continue burst to end \rightarrow Row active			
			Н	L	Х	BST	Burst stop \rightarrow Row active			
	L	н	L	н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP ^(Note 13)			
Read	L	L	L	L	BA/CA/A10 WRIT/WRITA		Terminate burst, start write: Determine AP ^(Note 13, 14)			
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 10)			
	L	L	L	Н	Х	REF/SELF	ILLEGAL			
	L	L	L	L	Op-Code	MRS	ILLEGAL			
	Н	Х	Х	Х	Х	DESL	Continue burst to end \rightarrow Write recovering			
	L	н	н	Н	Х	NOP	Continue burst to end \rightarrow Write recovering			
	L	Н	Н	L	Х	BST	Burst stop \rightarrow Row active			
	L	н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 ^(Note 13, 14)			
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 ^(Note 13)			
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)			
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 15)			
	L	L	L	Н	Х	REF/SELF	ILLEGAL			
	L	L	L	L	Op-Code	MRS	ILLEGAL			

Remark H = High level, L = Low level, X = High or Low level (Don't care)





4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	х	х	х	х	DESL	Continue burst to end \rightarrow Pre-charging
	L	н	н	Н	Х	NOP	Continue burst to end \rightarrow Pre-charging
	L	Н	Н	L	Х	BST	ILLEGAL
Read with	L	н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	х	х	Х	X	DESL	Burst to end \rightarrow Write recovering with auto pre-charge
	L	н	н	Н	х	NOP	Continue burst to end \rightarrow Write recovering with auto pre-charge
	L	Н	Н	L	Х	BST	ILLEGAL
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RP}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{RP}
	L	Н	Н	L	Х	BST	ILLEGAL
	L	н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)
Pre-charging	L	н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after t _{RP}
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RCD}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{RCD}
	L	Н	Н	L	Х	BST	ILLEGAL
Dow	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)
Row Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 9, 16)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge





4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter pre-charge after t _{DPL}
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RC}
	L	Н	Н	Х	Х	NOP/BST	Nop \rightarrow Enter idle after t _{RC}
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop
Mode	L	Н	Н	Н	Х	NOP	Nop
Register	L	Н	H	L	Х	BST	ILLEGAL
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	Х	Х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.

Note 8: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode.

All input buffers except CKE will be disabled.

Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 10: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode.

All input buffers except CKE will be disabled.

Note 11: Illegal if t_{RCD} is not satisfied.

Note 12: Illegal if t_{RAS} is not satisfied.





Note 13: Must satisfy burst interrupt condition.

Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 15: Must mask preceding data which don't satisfy t_{DPL}.

Note 16: Illegal if t_{RRD} is not satisfied.





5. Command Truth Table for CKE

Current State	C	KE	/CS	/R	/C	. /w	Addr.	Action	
Current State	n-1	n	163	/K		///	Addr.		
	н	х	х	х	х	Х	Х	INVALID, CLK(n-1) would exit self refresh	
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery	
Self Refresh	L	Н	L	Н	Н	Х	Х	Self refresh recovery	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	Maintain self refresh	
	Н	Н	Н	Х	Х	Х	Х	Idle after t _{RC}	
	Н	Н	L	Н	Н	Х	Х	Idle after t _{RC}	
	Н	Н	L	Н	L	Х	Х	ILLEGAL	
Self Refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL	
Recovery	Н	L	Н	Х	Х	Х	Х	ILLEGAL	
	Н	L	L	Н	Н	Х	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Х	Х	Х	ILLEGAL	
Davies Davies	н	х	х	х	х	Х	Х	INVALID, CLK(n-1) would exit power down	
Power Down	L	Н	Х	Х	Х	Х	Х	Exit power down \rightarrow Idle	
	L	L	Х	Х	Х	Х	Х	Maintain power down mode	
	Н	Н	Н	Х	Х	Х			
	Н	Н	L	Н	Х	Х		Refer to operations in Operative Command Table	
	Н	Н	L	L	Н	Х			
	Н	Н	L	L	L	Н	Х	Refresh	
	Н	Н	L	L	L	L	Op-Code		
Both Banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative	
Idle	Н	L	L	Н	Х	Х		Command Table	
	Н	L	L		Н	Х		(No.40.47)	
	Н	L	L	L	L	Н	Х	Self refresh ^(Note 17)	
	н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down ^(Note 17)	
Row Active	н	Х	х	х	х	х	Х	Refer to operations in Operative Command Table	
	L	Х	Х	Х	Х	Х	Х	Power down ^(Note 17)	
	н	Н	X	Х	X	X		Refer to operations in Operative Command Table	
Any State Other than Listed above	н	L	х	х	x	х	х	Begin clock suspend next cycle (Note 18)	
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle	
	L	L	Х	X	X	X	X	Maintain clock suspend	

Remark: H = High level, L = Low level, X = High or Low level (Don't care)


Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state.

Notes 18: Must be legal command as defined in Operative Command Table







DIM	Γ		S	INCHES				
DIM	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
А	_	-	1.20	-	-	0.047		
A1	0.05	-	0.15	0.002	_	0.006		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
b	0.30	_	0.45	0.012	_	0.018		
С	0.12	-	0.21	0.005	_	0.008		
D	22.09	22.22	22.35	0.870	0.875	0.880		
е		0.80 BASIC		0.0315 BASIC				
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.395	0.400	0.405		
L	0.40	0.50	0.60	0.016	0.020	0.024		
R	0.12	_	0.25	0.005	_	0.010		
R1	0.12	_	_	0.005	_	_		

0.100 (0.004")

SEATING PLANE

* Controlling dimension: millimeters

- * Dimension D does not include mold protrusion. Mold protrusion shall not exceed 0.15mm (0.006") per side. Dimension E1 does not include interlead protrusion. Interlead protrusion shall not exceed 0.25mm (0.01") per side.
- * Dimension b does not include dambar protrusions/intrusion. Allowable dambar protrusion shall not cause the lead to be wider than the MAX b dimension by more than 0.13mm. Dambar intrusion shall not cause the lead to be narrower than the MIN b dimension by more than 0.07mm.





Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Sep. 2014	David Chen	N/A
1.0	First SPEC. release.	Sep. 2014	David Chen	N/A

