

128Mb (1Mx4Banks×32) Synchronous SDRAM

Descriptions

The H2A11283233B is Synchronous Dynamic Random Access Memory (SDRAM) organized as 1Meg words x 4 banks by 32 bits. All inputs and outputs are synchronized with the positive edge of the clock.

Accesses to the SDRAM are burst oriented.

Consecutive memory location in one page can be accessed at a burst length of 1, 2, 4, 8 or full page when a bank and row is selected by an ACTIVE command. Column addresses are automatically generated by the SDRAM internal counter in burst operation. Random column read is also possible by providing its address at each clock cycle. The multiple bank nature enables interleaving among internal banks to hide the precharging time.

Features

- 1,048,576 Words × 4 banks × 32 bits organization
- Single 3.3V±0.3V Power Supply
- Self Refresh Mode
- CAS Latency: 2 and 3
- Burst Length: 1, 2, 4, 8 and full page
- Burst Read, Single Writes Mode
- Byte Data Controlled by DQM
- Auto-precharge and Controlled Precharge
- 4K Refresh cycles / 64 mS
- Interface: LVTTL
- Packaged in TSOP II 86 pin, 400 mil 0.50
- Using Lead free materials with RoHS compliant






Ordering Information

Part No	Organization	Max. Freq	Package	Grade	
H2A11283233BM1C	4M X 32	PC-166MHz (3-3-3)	86pin TSOP(II)	Commercial	

Pin Assignment







Pin Description (Simplified)

Pin	Name	Function
25-27, 60-66, 24,21	A0-A11	(Address) Multiplexed pins for row and column address. Row address: A0-A11. Column address: A0-A7. A10 is sampled during a precharge command to determine if all banks are to be precharged or bank selected by BS0, BS1.
22, 23	BS0, BS1	(Bank Select) Select bank to activate during row address latch time, or bank to read/write during address latch time.
2,4,5,7,8,10,11, 13,74,76,77,79, 80,82,83,85,31, 33,34,36,37,39, 40,42,45,47,48, 50,51,53,54,56	DQ0-DQ31	(Data Input/ Output) Multiplexed pins for data input and output.
20	/CS	(Chip Select) Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
19	/RAS	(Row Address Strobe) Command input. When sampled at the rising edge of the clock, /RAS, /CAS and /WE define the operation to be executed.
18	/CAS	(Column Address Strobe) Referred to /RAS
17	WE	(Write Enable) Referred to /RAS



Pin Description (Simplified)

Pin	Name	Function
16,71,28,59	DQM0~3	(Input/Output Mask) The output buffer is placed at Hi-Z (with latency of 2) when DQM is sampled high in read cycle. In write cycle, sampling DQM high will block the write operation with zero latency.
68	CLK	(Clock Inputs) System clock used to sample inputs on the rising edge of clock.
67	CKE	(Clock Enable) CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
1,15,29,43	VDD	(Power) Power for input buffers and logic circuit inside DRAM.
44,58,72,86	V _{SS}	(Ground) Ground for input buffers and logic circuit inside DRAM.
3,9,35,41,49, 55,75,81	VDDQ	(Power for I/O buffer) Separated power from VDD, to improve DQ noise immunity.
6,12,32,38, 46,52,78, 84	V _{SSQ}	(Ground for I/O Buffer) Separated ground from VSS, to improve DQ noise immunity.
14,30,57, 69,70,73	NC	(No Connection) No connection.



Absolute Maximum Rating

Symbol	Item	Ratir	Units			
V_{IN}, V_{OUT}	Input, Output Voltage	$-0.3 \sim V_{DD} + 0.3$		-0.3 ~ V _{DD} + 0.3		V
V_{DD}, V_{DDQ}	Power Supply Voltage	ly Voltage -0.3 ~ 4.6		V		
T _{OPR}	Operating Temperature Range	Commercial	0 ~ +70	°C		
T _{SOLDER}	Soldering Temperature (10s)	260		°C		
P _D	Power Dissipation 1		W			
I _{OUT}	Short Circuit Current	ort Circuit Current 50		mA		

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Capacitance (V_{CC} =3.3V, f=1MHz, T_A =25 $^{\circ}C$)

Symbol	Parameter	Min.	Max.	Units
C _{CLK}	Input Capacitance (CLK)	-	3.5	pF
Cı	Input Capacitance (A0 to A11, BS0,BS1, /CS, /RAS, /CAS , /WE, DQM, CKE)	-	3.8	pF
C _{IO}	Input/Output Capacitance	-	6.5	pF

Note: These parameters are periodically sampled and not 100% tested

Recommended DC Operating Conditions (T_A =-0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input High Voltage (Note 1)	2.0	-	V _{DD} +0.3	V
V_{IL}	Input Low Voltage (Note 2)	-0.3		0.8	V

Note 1: VIH (max.) = VDD/VDDQ+1.5V for pulse width \leq 5 nS. **Note 2**: VIL (min.) = VSS/VSSQ-1.5V for pulse width \leq 5 nS.





DC Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_A=0^{\circ}C \sim 70^{\circ}C)$


Ì	V±0.3 V, TA=0 C ~ 70 C)	PC-166MHz		
Symbol	Parameter	Test Conditions	Max.	Units
I _{DD1}	Operating Current tCK = min., tRC = min. Active precharge command cycling without burst operation (Note 3)	1 Bank Operation	130	
I _{DD2}	Standby Current tCK = min., CS = VIH VIH/L = VIH (min.)/VIL (max.) (Note 3)	CKE = VIH	45	
I _{DD2P}	Bank: Inactive state (Note 3)	CKE = VIL (Power Down mode)	2	
I _{DD2S}	Standby Current CLK = VIL, CS = VIH VIH/L=VIH (min.)/VIL (max.)	CKE = VIH	15	
I _{DD2PS}	Bank: Inactive state	CKE = VIL (Power Down mode)	2	mA
I _{DD3}	No Operating Current tCK = min., CS = VIH(min)	CKE = VIH	70	
I _{DD3P}	Bank: Active state (4 Banks)	CKE = VIL (Power Down mode)	15	
I _{DD4}	Burst Operating Current (tCK = min.) Read/ Write command c	200		
I _{DD5}	Auto Refresh Current (tCK = min.) Auto refresh command c	230		
I _{DD6}	Self Refresh Current (CKE = 0.2V) Self Refresh mode		2	

- Note 1: Operation exceeds "Absolute Maximum Ratings" may cause permanent damage to the devices.
- Note 2: All voltages are referenced to VSS.
- **Note 3:** These parameters depend on the cycle rate and listed values are measured at a cycle rate with the minimum values of tCK and tRC.
- **Note 4:** These parameters depend on the output loading conditions. Specified values are obtained with output open.
- Note 5: Power up sequence please refer to "Functional Description" section described before.
- Note 6: AC test load diagram.





Block Diagram






AC Operating Test Conditions

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Item	Conditions			
Output Reference Level	1.4V/1.4V			
Output Load	See diagram as below			
Input Signal Level	2.4V/0.4V			
Transition Time of Input Signals	1.1ns			
Input Reference Level	1.4V			



ACTEST LOAD

AC Characteristics

 $(V_{DD}=3.3V\pm0.3V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$

Cumbal	Doromotor		166	MHz	l Inito
Symbol	Parameter		Min.	Max.	Units
t _{OH}	Output Data Hold Time (Note 9	a Hold Time (Note 9)			
t _{HZ}	Output Data High Impedance Time (Note 7)	CL=3	3	6	ns
t _{LZ}	Output Data Low Impedance Ti (Note 9)	me	0		ns
t_{SB}	Power Down Mode Entry Time		0	6	ns
t _T	Transition Time of CLK (Rise ar	nd Fall)	0.5	1	ns
t _{DS}	Data-in-Set-up Time (Note 8)	1.5		ns	
t_{DH}	Data-in Hold Time (Note 8)	1.0		ns	
t _{AS}	Address Set-up Time (Note 8)		1.5		ns
t _{AH}	Address Hold Time (Note 8)		1.0		ns
t _{CKS}	CKE Set-up Time (Note 8)		1.5		ns
t _{CKH}	CKE Hold Time (Note 8)		1.0		ns
t _{CMS}	Command Set-up Time (Note &	3)	1.5		ns
t _{CMH}	Command Hold Time (Note 8)	1.0		ns	
t _{REF}	Refresh Time		64	ms	
t _{RSC}	Mode Register Set Cycle Time	12		ns	
t _{XSR}	Exit self refresh to ACTIVE com	mand	72		ns



AC Characteristics (Continued)

 $(V_{DD}=3.3V\pm0.3V, T_A=0^{\circ}C \sim 70^{\circ}C)$

Cumbal	Daramatar		166	MHz	Unito	
Symbol	Parameter		Min.	Max.	Units	
t _{RC}	Ref/Active to Ref/Active Comma Period	60		ns		
t _{RAS}	Active to Precharge Command	42	100k	ns		
t _{RCD}	Active to Read/Write Command Time	18		ns		
t _{CCD}	Read/Write(a) to Read/Write(b) Command Period	1		t _{CK}		
t _{RP}	Precharge to Active(b) Comman Period	18				
t _{RRD}	Active(a) to Active(b) Command	d Period	12			
t _{WR}	Write Recovery Time	CL=3	2		t _{CK}	
t _{CK}	CLK Cycle Time	6	1K	ns		
t _{CH}	CLK High Level Width (Note 8)	2		ns		
t _{CL}	CLK Low Level Width (Note 8)	2		ns		
t _{AC}	Access Time from CLK (Note 9)	CL=3		5	ns	

^{*} All voltages referenced to V_{SS}.

Note 7: tHZ defines the time at which the outputs achieve the open circuit condition and is not referenced to output level.

Note 8: Assumed input rise and fall time (tT) = 1nS.

If tr & tf is longer than 1nS, transient time compensation should be considered,

i.e., [(tr + tf)/2-1]nS should be added to the parameter.

Note 9: If clock rising time (tT) is longer than 1nS, (tT/2-0.5)nS should be added to the parameter.

Recommended Power On and Initialization


The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed $V_{DD}+0.3V$ on any of the input pins or V_{DD} supplies. (CLK signal started at same time) After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.





Address Input for Mode Register Set





Burst Type (A3)

Burst Length	A2	A 1	Α0	Sequential Addressing	Interleave Addressing
2	Χ	Χ	0	0 1	0 1
2	Х	Χ	0	10	1 0
	Χ	0	0	0123	0123
4	Χ	0	1	1230	1032
4	Χ	1	0	2301	2301
	Χ	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

^{*} Page length is a function of I/O organization and column addressing

32 (CA0 ~ CA7): Full page = 256bits

1. Command Truth Table

Command	Symbol	CK	E	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Syllibol	n-1	n	703	MAG	7CA3	/VVL	BA1	AIU	A9~A10
Ignore Command	DESL	Н	Χ	Н	Χ	X	Χ	Χ	Χ	Х
No Operation	NOP	Н	Χ	L	Н	Н	Н	Χ	Х	Х
Burst Stop	BSTH	Н	Χ	L	Н	Н	L	Χ	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Χ	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Χ	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Χ	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Χ	L	L	Ĺ	L	L	Ĺ	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input





2. DQM Truth Table

Command	Symbol	CI	ΚE	/CS
Command	Symbol	n-1	n	703
Data Write/Output Enable	ENB	Н	Х	Н
Data Mask/Output Disable	MASK	Н	Х	L
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L
Read	READ	Н	Х	L
Read with Auto Pre-charge	READA	Н	Х	L
Write	WRIT	Н	Х	L
Write with Auto Pre-charge	WRITA	Н	Х	L
Bank Activate	ACT	Н	Х	L
Pre-charge Select Bank	PRE	Н	Х	L
Pre-charge All Banks	PALL	Н	Х	L
Mode Register Set	MRS	Н	Х	L

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

ltem	Command	Symbol	Cł	(E	/cs	/RAS	/CAS	/WE	Addr.	
item	Command	Symbol	n-1	n	/03	/KAS	/CAS	/VV E	Addi.	
Activating	Clock Suspend Mode Entry		Н	L	Х	Χ	Х	Χ	Χ	
Any	Clock Suspend Mode		L	L	Χ	Χ	Х	X	Χ	
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Χ	Χ	Χ	Χ	
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х	
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х	
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х	
Sell Reflesh	Sell Reflesh Exit		L	Η	Н	Х	Х	Χ	Х	
Idle	Power Down Entry		Н	L	Χ	Х	Χ	Χ	Х	
Power Down	Power Down Exit		Ĺ	Н	Х	Χ	Χ	Χ	Χ	

H = High level, L = Low level, X = High or Low level (Don't care)





Current State	/CS	/R	/C	w	Addr.	Command	Action		
	Н	Χ	Χ	Х	X	DESL	Nop or power down (Note 1)		
	L	Н	Н	Х	Х	NOP or BST	Nop or power down (Note 1)		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)		
Idle	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)		
	L	L	Н	Н	BA/RA	ACT	Row activating		
	L	L	Н	L	BA, A10	PRE/PALL	Nop		
	L	L	L	Η	X	REF/SELF	Refresh or self refresh (Note 3)		
	L	L	L	L	Op-Code	MRS	Mode register accessing		
	Н	Χ	Χ	Χ	X	DESL	Nop		
	L	Н	Н	Χ	Х	NOP or BST	Nop		
	L	Н	L	Н	BA/CA/A10	READ/READA	Begin read: Determine AP (Note 4)		
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write: Determine AP (Note 4)		
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)		
	L	Ш	Η	┙	BA, A10	PRE/PALL	Pre-charge (Note 5)		
	L	L	L	Н	X	REF/SELF	ILLEGAL (Note 3)		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Χ	Χ	X	DESL	Continue burst to end \rightarrow Row active		
L		Η	Н	Н	X	NOP	Continue burst to end \rightarrow Row active		
	L	Н	Н	L	X	BST	Burst stop → Row active		
	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, new read: Determine AP (Note 6)		
Read	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, start write: Determine AP (Note 6,7)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 3)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Χ	Х	Χ	Х	DESL	Continue burst to end → Write recovering		
	L	Н	Н	Н	Х	NOP	Continue burst to end → Write recovering		
	L	Ι	Η	L	Χ	BST	Burst stop → Row active		
MAC	L	Н	L	Н	BA/CA/A10	READ/READA	Terminate burst, start read: Determine AP 7, 8 (Note 6,7)		
Write	L	L	L	L	BA/CA/A10	WRIT/WRITA	Terminate burst, new write: Determine AP 7 (Note 6)		
-	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)		
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst, pre-charging (Note 8)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		

H = High level, L = Low level, X = High or Low level (Don't care)





4. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Х	Х	Χ	Х	DESL	Continue burst to end → Pre-charging
	L	Н	Η	Τ	Х	NOP	Continue burst to end → Pre-charging
	L	Н	Η	L	X	BST	ILLEGAL
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
	L	L	Η	Ι	BA/RA	ACT	ILLEGAL (Note 2)
	┙	L	Ι	┙	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Χ	Х	DESL	Burst to end → Write recovering with auto pre-charge
	L	Н	Н	Η	X	NOP	Continue burst to end → Write recovering with auto pre-charge
	L	Н	Ι	L	X	BST	ILLEGAL
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
AP	اــ	Н	Ш	┙	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
		L	Ι	Ι	BA/RA ACT ILLEGAL		ILLEGAL (Note 2)
	L	L	Н	L	BA, A10 PRE/PALL ILLEGAL		ILLEGAL (Note 2)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after tRP$
	L	Н	Ι	Ι	Х	NOP	Nop → Enter idle after tRP
	L	Н	Η	L	X	BST	ILLEGAL
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
	L	L	Η	Η	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Ι	L	BA, A10	PRE/PALL	$Nop \rightarrow Enter idle after tRP$
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	$Nop \rightarrow Enter idle after tRCD$
	L	Н	Н	Н	X	NOP	Nop → Enter idle after tRCD
	L	H 	H	L	X	BST	ILLEGAL
Row	L	Н	L	Η	BA/CA/A10	READ/READA	ILLEGAL (Note 2)
Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
, touvaing	L	L	Η	Н	BA/RA	ACT	ILLEGAL (Note 2,9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge





4. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Η	Χ	Χ	Χ	X	DESL	Nop → Enter row active after tDPL
	L	Н	Н	Н	X	NOP	Nop → Enter row active after tDPL
	L	Н	Н	L	X	BST	Nop → Enter row active after tDPL
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 7)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Η	L	BA, A10	PRE/PALL	ILLEGAL (Note 2)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	Nop → Enter pre-charge after tDPL
	L	Н	Н	Н	Χ	NOP	Nop → Enter pre-charge after tDPL
	L	Н	Н	L	X	BST	Nop → Enter pre-charge after tDPL
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 2,7)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 2)
with AP	with AP L		I	Н	BA/RA	ACT	ILLEGAL (Note 2)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	X	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Χ	Χ	Χ	DESL	Nop → Enter idle after tRC
	L	Н	Н	Χ	X	NOP/BST	Nop → Enter idle after tRC
Refreshing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL
	L	L	Н	Χ	X	ACT/PRE/PALL	ILLEGAL
	L	L	L	Χ	X	REF/SELF/MRS	ILLEGAL
	Н	Χ	Χ	Х	X	DESL	Nop
Mode	L	Н	Н	Н	X	NOP	Nop
Register	L	Н	Н	L	X	BST	ILLEGAL
Accessing	L	Н	L	Χ	X	READ/WRIT	ILLEGAL
	L	L	Х	X	X	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

- **Note 1:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.
- Note 2: Illegal to bank in specified states;
 - Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- **Note 3:** If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- Note 4: Illegal if t_{RCD} is not satisfied.
- Note 5: Illegal if t_{RAS} is not satisfied.
- Note 6: Must satisfy burst interrupt condition.
- Note 7: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- Note 8: Must mask preceding data which don't satisfy tDPL.
- **Note 9:** Illegal if t_{RRD} is not satisfied.





5. Command Truth Table for CKE

Current State	Ch	(Ε	ICC	/D	/C	AAI	A al al	Action	
Current State	n-1	n	/CS	/R	/C	/W	Addr.	Action	
	Н	X	Х	Х	Х	Χ	X	INVALID, CLK(n-1) would exit self refresh	
	L	Ι	Н	Χ	Χ	Χ	Χ	Self refresh recovery	
Self Refresh	L	Ι	L	Н	Н	Χ	Х	Self refresh recovery	
	L	Η	L	Н	L	Χ	Х	ILLEGAL	
	L	Н	L	L	Χ	Χ	Х	ILLEGAL	
	L	L	Х	Х	Χ	Χ	Х	Maintain self refresh	
	Н	Η	Н	Χ	Χ	Х	Х	Idle after tRC	
	Н	Η	L	Н	Н	Χ	Х	Idle after tRC	
	Н	Η	L	Н	L	Χ	Х	ILLEGAL	
Self Refresh	Н	Η	L	L	Χ	Х	Х	ILLEGAL	
Recovery	Н	L	Н	Χ	Х	Χ	Х	ILLEGAL	
	Н	L	L	Н	Н	Χ	Х	ILLEGAL	
	Н	L	L	Н	L	Χ	Х	ILLEGAL	
	Н	L	L	L	Х	Χ	Х	ILLEGAL	
Power Down	Н	Χ	Х	Χ	Х	Х	X	INVALID, CLK(n-1) would exit power down	
Power Down	L	Н	Х	Χ	Χ	Χ	X	Exit power down → Idle	
	L	L	Χ	Χ	Х	Χ	Х	Maintain power down mode	
	Н	Н	Н	Χ	Χ	Χ		Defer to energtions in Operative	
	Н	Н	L	Н	Χ	Χ		Refer to operations in Operative Command Table	
	Н	Τ	L	L	Н	Χ		Command Table	
	Н	Ι	L	L	L	Н	X	Refresh	
	Н	Η	L	L	L	L	Op-Code		
Both Banks	Н	L	Н	Χ	Χ	Χ		Refer to operations in Operative	
Idle	Н	L	L	Н	Χ	Χ		Command Table	
	Н	L	L	L	Н	Χ			
	Н	L	L	L	L	Н	Χ	Self refresh (Note 10)	
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	Χ	Х	Х	Х	Х	Х	Power down (Note 10)	
Row Active	Н	Χ	Х	Х	Х	Х	Х	Refer to operations in Operative Command Table	
	L	Χ	Χ	Х	Х	Χ	Χ	Power down (Note 10)	
	Н	Н	Х	Х	Х	Х		Refer to operations in Operative Command Table	
Any State Other than Listed above	Н	L	Х	Х	Х	Х	Х	Begin clock suspend next cycle (Note 11)	
	L	Н	Χ	Χ	Χ	Χ	Χ	Exit clock suspend next cycle	
	L	L	Χ	Χ	Х	Χ	Χ	Maintain clock suspend	

H = High level, L = Low level, X = High or Low level (Don't care)


Notes 10: Self refresh can be entered only from the both banks idle state. Power down can be entered only from both banks idle or row active state.

Notes 11: Must be legal command as defined in Operative Command Table





Package Description



Controlling Dimension: Millimeters

	DII	MENSION (MM)		DIMENSION (INCH)			
SYM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α			1.20	_		0.047	
A1	0.05		0.15	0.002	—	0.006	
A2		1.00			0.039		
b	0.17	_	0.27	0.007		0.011	
С	0.12		0.21	0.005		0.008	
D	22.12	22.22	22.62	0.871	0.875	0.905	
E	10.06	10.16	10.26	0.396	0.400	0.404	
HE	11.56	11.76	11.96	0.455	0.463	0.471	
e		0.50			0.020		
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1		0.80			0.032		
Υ			0.10			0.004	
ZD		0.61			0.024		



Revision History

Revision No.	History	Draft Date	Editor	Remark
0.1	Initial Release.	Apr. 2018	Ternence Chen	N/A
1.0	First SPEC. release.	Apr. 2018	Ternence Chen	N/A

